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Abstract
Drift-Diffusion, Hydrodynamic and Monte Carlo simulations have been used in
this work to simulate strained Si/SiGe devices for RF and C\10S applications. For
numerical simulations of Si/SiGe devices, strain effects on the band structure of Si
have been analyzed and analytical expressions are presented for parameters related
to the bandgap and band alignment of Si/SiGe heterostructure.
Optimization of n-type buried strained Si channel Si/SiGe ~ODFETs has been
carried out in order to achieve high RF performance and high linearity. The impact
of both lateral and vertical device geometries and different doping strategies has
been investigated.
The impact of the Ge content of the SiGe buffer on the performance of p-type
surface channel strained Si/SiGe ~OSFETs has been studied. Hydrodynamic de-
vice simulations have been used to assess the device performance of p-type strained
Si/SiGe MOSFETs down to 35 nrn gate lengths. Well-tempered strained Si ~10S-
FETs with halo implants around the source/drain regions have been simulated and
compared with those devices possessing only a single retrograde channel doping.
The calibrations in respect of sub-lOO nm Si and strained Si :YI0SFETs fabri-
cated by IBM lead to a scaling study of those devices at 65 nm, 45 nm and 35 nm
gate lengths. Using Drift-Diffusion simulations, ring oscillator circuit behaviour has
been evaluated. Strained Si on insulator (SSOI) circuits have also been simulated
and compared with strained Si circuits, Si circuits employing conventional surface
channel MOSFETs along with SOl devices.
Ensemble Monte Carlo simulations have been used to evaluate the device per-
formance of n-type strained Si MOSFETs. A non-perturbative interface roughness
scattering model has been used and validated by calibrating with respect to ex-
IV
vperimental mobility behaviour and device characteristics. The impact of interface
roughness on the performance enhancement of strained Si .YI0SFETs has been in-
vestigated and evidence for reduced interface roughness scattering is presented, i.e.,
a smoother interface is suggested in strained Si ;vlOSFETs. A 35 nm gate length
Toshiba Si MOSFET has been simulated and the performance enhancement of 35
nm strained Si MOSFETs over the Toshiba Si device is predicted.
Monte Carlo simulations are also employed to investigate the performance degra-
dation due to soft-optical phonon scattering, which arises with the introduction of
high-x gate dielectrics. Based on the device structures of the calibrated sub-lOO nm
n-type conventional and strained Si lBY! MOSFETs, significant current degradation
has been observed in devices with high-x gate dielectrics, Hf02 and A1203.
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Chapter 1
Introduction
Silicon based CMOS technology is now entering the sub-lOO nm regime [1], enabling
the integration of tens of millions transistors onto a single chip, while the dimensions
of the smallest demonstrated devices [2,31 are rapidly approaching their 'physical'
limit - the silicon lattice constant. However, this continuous dimension scaling not
only brings difficulties to device fabrication, but also induces device operation prob-
lems. The major problems of scaling conventional MOS-type devices include [41: (1)
Quantum mechanical tunnelling through the thin gate oxide, from source to drain
and from drain to body; (2) threshold voltage control induced by random doping
effects; (3) short channel effects and mobility degradation; (4) process control of
thin layer uniformity, accurate lithography and implantation.
Therefore, to extend the lifetime of the silicon based CMOS technology, devices
with new structures or new materials need to be considered [1,41. In a scaled
conventional Si MOSFET, a thin gate oxide and a highly doped channel are required
in order to have a good control of short channel effects (SCE). However, such action
induces problems of gate tunnelling and low mobility in the channel. Complicated
designs of source/drain (S/D) and well doping profiles, e.g., lightly doped drain
(LDD), retrograde or halo doping, are necessary to suppress the serious SCE and
sustain channel mobility, maintaining a high on/off current ratio. The use of high-x
gate dielectrics [51 is a solution to suppress the gate leakage, although problems
still exist in terms of process control and associated mobility degradation [6, 71.
The evolution of device structure [1,41, e.g., ultra-thin body SOl :'v10SFET and
1
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multi-gate MOSFETs with lightly doped or undoped channel, which benefit from
intrinsically well controlled SCE and better carrier transport, are promising solutions
for future ultra-scaled devices. The scaling also necessiates source/drain engineering
by using either Schottky source/drain or non-overlapped source/drain extensions in
order to reduce source/drain resistance or suppress 2-D effects. These performance
boosters have been summarized in the 2003 edition of the International Technology
Roadmap for Semiconductors (ITRS) [I] and the roadmap suggested that one or
several boosters may be required for devices beyond the 90 nm technology node in
order to sustain the historic annual increase of intrinsic speed of high-performance
MPUs at 17% [I]. Among those potential solutions for future CMOS applications,
transport enhanced FETs using strained Si channel are amongst the most mature
technology and have already demonstrated enhanced device and circuit performance.
1.1 The Allure of Strained Si
The transport enhanced FETs use new materials with higher mobilities to en-
hance/replace the Si channel. Various materials have been proposed, e.g., III- V
materials, Ge or SiGe, and strained Si. III- V materials have higher mobilities than
bulk Si, but they lack a natural oxide like Si02 in the case of Si. Recent research has
shown that growing dielectrics on II 1-V materials with good interfaces is achievable,
indicating the possible future of II 1-V material for CMOS applications [8]. On the
other hand, although Ge or SiGe channel with higher mobilities have been stud-
ied primarily for p-type applications, the difficulties of growing an insulator with
good interface properties on top of Ge or SiGe has slowed down its application for
CMOS [9,10]. Recent research focuses are on the strained Si material, which has
advantages in terms of the mobility enhancement for both electrons and holes and
its compatibility with existing Si technology.
Strained Si may be achieved either through process induced material stress or by
pseudomorphically growing silicon on a buffer with larger lattice constant, usually
relaxed SiGe. Appropriate process steps can stress the Si channel through appropri-
ate strain engineering of shallow trench isolation (STI), cap layer (contact-etch-stop
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layer) or silicidation processes 111-13], which has been incorporated into Intel's cur-
rent 90 nm technology to achieve performance enhancement 1111. However, this
kind of strain is very dependent on the specific process conditions and also device
dimensions 1121. In comparison with the process induced strain, strained Si pseu-
domorphically grown on a relaxed SiGe layer is a commonly adopted approach to
achieve tensile strain. If the strain Si layer is thinner than its critical thickness [141
(defined as the thickness beyond which the strained Si can be grown without induc-
ing misfit dislocations to relieve the strain), it should be reasonably stable.
Strained Si on SiGe heterostructure for CMOS applications has been studied for
more than ten years [151and IBM first announced its plan in 2001 to use strained Si
for their future CMOS technology 116],which was claimed to boost the chip speed by
35% with only a 10% cost increase. Compared to bulk Si CMOS, a 70 nm strained
Si process has been recently demonstrated, delivering a 95% higher inverter peak
current and a 2.2 ps reduction in ring oscillator delay for the same drive current 1171.
Recent progress has also demonstrated the evolution of the strained Si bulk MOS
structure, such as the strained Si on SiGe on insulator (SGOI) MOSFET 14,18] and
the strained Si directly on insulator (SSDOI) MOSFET 119,201. Having a highly
strained Si channel 1211or using a different orientation (110) substrate 1221in p-
type MOSFETs, the performance match between the NMOS and P~OS for CMOS
applications might be achieved. However, unless specifically indicated, all the work
contained in this thesis refer to the (100) substrate.
Driven by the requirements for high performance and high integration, strained
Si has been widely accepted as a candidate for future CMOS applications 11] and
sub-lOO nm strained Si devices have been demonstrated by major industry vendors
such as IBM [161, Intel [11], AMD [23], Toshiba 118], UMC [17], TSMC [241·
Apart from its wide application in CMOS, strained Si/SiGe heterostructure has
also been applied to the high electron mobility transistor (HEMT) structure, in
which the undoped strained Si channel is capped by two relaxed SiGe layers and
the carriers are supplied by remote doped SiGe layers, forming a high mobility 2-D
quantum well. This structure, named the modulation-doped field effect transistor
(MODFET), has demonstrated promising RF performance of highest record f max,
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188 GHz [25], and minimum noise figures of 0.3 dB at 25 GHz [26]. Compared to
their II 1-V counterparts, strained Si MODFET is more easily integrated into existing
Si technology and is therefore able to realize the system-on-chip in some application
areas.
1.2 About the Project
The Ph.D project is part of "SiGe for ~OS Technologies - Phase II", a large inter-
university collaborative grant funded by the CK Engineering Physical and Science
Research Council (EPSRC). The work has been carried out within the Device Mod-
elling Group at the Department of Electronics and Electrical Engineering of the
University of Glasgow. The aim of the project is to study the evolution of Si based
MOSFETs via the incorporation of new materials, for example SiGe or strained Si,
to evaluate the resultant device performance and predict future scaling trends of
strained Si/SiGe MOSFETs for CMOS and RF applications. The project is based
on simulation work, using the commercial TCAD tools MEDICI and TAURUS from
Synopsys [27]; a I-D Poisson-Schrodinger solver [28] and an in-house ensemble Monte
Carlo simulator [29J.
The first year's work focused on the scaling study of n-type strained Si/SiGe
MODFETs [30], in collaboration with DaimlerChrysler in Germany. A simulation
based calibration with respect to the experimental data of 67 nm effective gate
length n-type bulk Si and strained Si MOSFETs from IBM [31] was also carried out
during this period.
In the second year, further collaboration with Daimler Chrysler and the Ultrafast
System Group in the department led to the continuation of the work on strained
Si/SiGe MODFETs, focusing on the optimization of the device structure for high
linearity RF applications [32,33]. Major work in this year was the scaling study of
sub-lOO nm strained Si/SiGe p-type MOSFETs [34], based OIl the calibration with
experimental data from [21].
In the third year, Monte Carlo simulations were applied to study the effect of
interface roughness on bulk Si and strained Si MOSFETs [35], using a new model
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developed within the group 136]. Based on the validation of the model, performance
predictions of scaled strained Si MOSFETs were carried out. Soft optical phonon
scattering mechanism 16] was also implemented within the Monte Carlo simulator
and has been investigated in both conventional Si and strained Si MOSFETs with
high-x gate dielectrics.
1.3 Thesis Outline
A brief description of the content of this thesis is given below:
Chapter 2 briefly reviews current strained Si MOS technology. Different struc-
tures, technological issues and solutions of buried channel strained SijSiGe .\10D-
FETs for RF applications and surface channel strained Si MOSFETs for CMOS
applications are discussed. Emerging technologies and available therotical work
concerning the future of strained Si CMOS technology are also outlined.
Chapter 3 gives a brief introduction of different simulation techniques and dis-
cusses the properties of the SijSiGe heterostructure which are important for numeri-
cal device simulations. Calculations and summary of the heterostructure parameters
are given. The studied parameters, including the bandgap of strained Si or SiGe,
band offsets of the heterostructure at the conduction and valence bands; effective
masses; density of states (DOS); and permittivity are essential for all the simulation
work associated with the SijSiGe heterostructure and have been used throughout
all the work contained in this thesis.
Chapter 4 presents a comprehensive simulation study of n-type buried strained
Si channel MODFETs by using a I-D Poisson-Schrodinger solver and a 2-D drift-
diffusion device simulator MEDICI. The simulations are based on calibrations in
respect of a 0.25 Jlm and a 0.1 pm n-type strained SijSiGe MODFETs fabricated
by DaimlerChrysler. The impact of the device geometry OIl RF performance and
the impact of different device designs on linearity are then investigated.
In Chapter 5, scaling studies for both n-type and p-type bulk Si and strained Si
MOSFETs are presented. The simulations are based on calibrations with respect to
the sub-lOO nm n-type and p-type strained Si MOSFETs fabricated by IBM. Using
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drift-diffusion device simulator MEDICI and aiming to CYrOS applications, the
calibrated n-type and p-type devices are then scaled down to a 35 nrn gate length.
The impact of parasitic channel in p-type strained Si .\10SFETs is investigated and
a performance prediction of scaled p-type strained Si YrOSFETs is carried out based
on hydrodynamic device simulations. The scaled devices are finally used to assess
the device and circuit behaviours down to gate length of 35Il1n.
Using Monte Carlo simulations, Chapter 6 investigates the impact of interface
roughness scattering and soft optical phonon scattering on n-type conventional Si
and strained Si devices. The interface roughness model developed in the Device
Modelling Group has been validated by reproducing the universal mobility behaviour
and experimental device characteristics of a 67 nm effective gate length conventional
Si MOSFET. The model is then used to evaluate the impact of this scattering all
the performance enhancement of strained Si MOSFETs. Based on the validation
of the interface roughness scattering model, a performance prediction of strained Si
MOSFETs down to a 35 nm gate length is presented. This chapter also contains the
simulation work of soft optical phonon scattering induced by high-x gate dielectrics
and compares the impact of such scattering on the device performances between 67
nm conventional Si and strained Si devices with different high-x gate dielectrics.
In Chapter 7, major contributions of this Ph.D project are summarised. Further
work based on existing study is also suggested.
Chapter 2
Strained Si for MOS Technologies -A
Literature Review
The lattice mismatch between Si and Ge, which is 4.2% at room temperature, re-
quires either tensile or compressive strain of the active Si1_xGex layer to match the
in-plane lattice when it is pseudornorphically grown on a Si1_yGey substrate layer
(when x i=- y). The strain applied to the active material induces changes in the band
structure and forms band offsets between the active material and the substrate rna-
terial. The details of these strain effects will be discussed in Chapter 3. There
are two types of Si/SiGe hetero- interfaces: type I is demonstrated by compressive
strained SiGe layer on an unstrained Si substrate, whereas type II is tensile strained
Si on relaxed SiGe heterostructure, as illustrated in Fig. 2.1.
Conduction band edge
Valence band edge
Type I: strained SiGe on Si Type II: strained Si on relaxed SiGe
Figure 2.1: The band structures of strained SiGe on unstrained Si and strained Si
on relaxed SiGe
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The type I (strained SiGe on unstrained Si) heterostructure has a large valence
band offset and has been successful in enhancing the performance of p-type strained
SiGe channel MOSFETs, as reviewed by Whall and Parker [9,101. The poor quality
of SiO:! grown directly on the SiGe layer requires a Si cap layer on top of the
strained SiGe channel to form an insulator with good interface. However, there is
parasitic conduction within the low mobility cap layer. High-s dielectrics, which may
suppress Ge segregation during thermal process, enable the fabrication of a strained
SiGe surface channel p-type MOSFET [37 391. Recent progress has produced a
19 nm ultra-thin body strained SiGe surface channel SOl device with a 2.3 times
mobility enhancement over conventional universal mobility behaviour [401. A 50
nm ultra-thin body fully depleted SiGe channel p-type MOSFET has also been
demonstrated with a 70% drive current enhancement [411, although experimental
work by Andrieu et al. [421 observed less performance enhancement when scaling
SiGe channel MOSFETs down to a 50 nrn gate length. Xevertheless, the presence
of parasitic conduction within the strained SiGe buried channel device and the poor
quality of the interface within the strained SiGe surface channel ~10SFET are still
the major reasons which slows down its applications for CMOS.
This Ph.D project focused on the type II heterostructure, i. e., the strained Si on
relaxed SiGe heterostructure. Here, the tensile strain causes band structure changes
of Si and as a result enhances both electron and hole transport. Therefore the type II
heterostructure has the potential to build both n- and p-type heterostructure field-
effect-transistors (HFETs) for performance enhanced CMOS applications. In this
chapter, a literature review is made to summarise the (developed and developing)
strained Si technologies for future Si based C~10S technology. The focus is on
the strained Si for MOSFET technologies, including the strained SijSiGe for RF
applications and the strained Si for CMOS applications,
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2.1 Mobility Enhancement in the Strained Si/SiGe
Heterostructure
The enhanced mobilities of both electrons and holes are the key features which make
this material so promising. When growing Si pseudomorphically on a relaxed SiGe
layer, the active Si material is under tensile strain in order to match the lattice
constants of the two materials in the plane. As a result of the tensile strain, the
lattice constant of tensile strained Si perpendicular to the interface becomes smaller.
Fig. 2.2 illustrates the schematics of the Si lattice before (unstrained) and after
(tensile strained) growth of the Si layer on relaxed SiGe. The relaxed SiGe on Si
substrate therefore behaves like a substrate (buffer) for the strained Si layer and is
called a "virtual substrate".
Relaxed Si Stained Si
• • • • • • • • •• • • • • • • • •• • • • • • • • •• • • • • • • • •- - - - - - - - - -• • • • • • • •
• • • • • • • •
• • • • • • • •
Relaxed SiGe Relaxed SiGe
Figure 2.2: Schematics of the Si and SiGe lattice structure. The Si is pseudomor-
phically grown OIl the SiGe layer
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The strain shifts the energy levels of the valence and conduction bands and splits
degenerate bands, which reduces inter-valley scattering, lowers the effective mass,
as a result, enhances the carrier transport within the strained layer. Therefore the
mobility enhancement of strained Si is dependent on the degree of strain. in other
words, the Ge concentration of the relaxed SiGe buffer in this case. Fig. 2.3 and
Fig. 2.4 show Monte Carlo simulated low-field electron and hole mobilities [43] in the
strained Si layer as a function of Ge concentration within the relaxed SiGe buffer.
The electron mobility data has been compared with results from Bufier et al. [44J.
i
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Figure 2.3: Monte-Carlo calculation of low-lateral-field (0.25kV fern) in- and out-of-
plane electron mobilities in strained Si as a function of Ge content within the SiGe
buffer. The electron mobilities from Bufter et al. [44J are shown for comparison.
From Fig. 2.3, it can be seen that tensile strain enhances the in-plane electron
mobility, whereas it degrades the electron mobility in the out-of-plane direction. The
in-plane electron mobility enhancement increases as the substrate Gc concentration
increases and saturates at a Ge concentration of about 15%-20%.
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Figure 2.4: Monte-Carlo calculation of low-lateral-field (0.25kV / cm) in- and out-
of-plane hole mobilities in strained Si as a function of Ge content within the SiGe
buffer. Inset shows the in and out-of-plane directions.
On the other hand, the hole mobility enhancement requires a higher strain, i. e.,
a large Ge concentration within the SiGe substrate, as indicated by Fig. 2.4. This
means that different Ge concentrations of the SiGe substrate are required for p-type
and n-type YIOSFETs in order to achieve high performance enhancement, which
makes the fabrication of C.\10S more problematic. Another problem of strained
Si for p-MOSFETs is that the degradation of hole mobility enhancement at high
electric field is much greater than that of electrons [21J. Such severe hole mobility
degradation is due to the fact that high electric field eliminates the benefits from
the reduced inter-valley scattering.
Note the substrate orientation studied in this thesis is in the (100) direction. The
(110) orientation substrate may be used to enhance the hole mobility because the
hole effective mass in the (110) direction is smaller than that in the (100) direction.
The hole mobility of a (110) wafer has been reported as more than twice of that
of a (100) bulk Si wafer [22,45J. The (110) direction may solve the performance
mismatch problem for CMOS use.
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2.2 Various Strained Si Device Structures
Having been studied for more than ten years, Si and SiGe material based band
engineering played very important role in improving the performance of Si based
CMOS. In earlier stages, SiGe (in compressive strain) on Si heterostructure, hav-
ing the advantages of enhanced hole mobility and hole confinement, was proposed
for p-type MOS applications. However, although the performance for p-type MOS-
FETs is enhanced, the incorporation of this structure into CMOS isn't promising at
present. Recent progress from research groups and major industry vendors indicate
that tensile strained Si surface channel MOSFETs, having similar structures and
performance enhancements for both n- and p-type devices, is a better choice for
performance enhanced CMOS applications. Without significant additional cost, the
strained Si l\10SFET may be realised via different techniques and has demonstrated
remarkable performance compared to bulk Si CMOS, showing a bright future for
CMOS technology.
In the area of RF applications, although III- V remains the pacemaker even today,
designs based on SiGe technology have been developed, such as the SiGe HBT and
the Si/SiGe heterostructure FETs (HFETs) for RF applications.
2.2.1 Strained Si/SiGe Modulation Doped Field Effect Tran-
sistors (MODFETs)
The type-I Si/SiGe heterostructure (see Fig. 2.1) is favourable for hole confine-
ment and has been exploited in many heterostructure devices, e.g. the p-type .\;10S-
FETs/MODFETs and the SiGe HBT [14,46 501. The type II structure (see Fig. 2.1)
with high electron and hole mobilities is potentially better than the type I structure
for CMOS applications. The focus of this project is the n-type strained Si/SiGe
HFETs, mainly modulation doped field effect transistors (.\;10DFETs) [46 531.
The basic structures of strained Si channel MODFETs are shown in Fig. 2.5.
The multi-layer MODFETs have undoped strained Si channels with side doped SiGe
supply layers. Spacer layers are added between the channel and the supply layers
to reduce the effect of ionized impurity scattering on the mobility of channel. Car-
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riers are supplied from remote doped SiGe layers, a process which is known as a
modulation doping.
Si cap layer
SiGe cap layer
SiGe spacer layer
Si cap layer
SiGe cap layer
+
SiGe spacer layer
Si cap layer
SiGe cap layer
Figure 2.5: (a) Front-, (b) double- and (c) back- side modulation doped strained-
Si/SiGe MODFETs
SiGe buffer layer
Si substrate
SiGe spacer layer
SiGe buffer layer
Si substrate
SiGe spacer layer
SiGe buffer layer
Si substrate
Like conventional Si .Y10SFETs, Si/SiGe ~10DFETs also have two working modes:
the depletion and enhancement modes. The enhancement mode in a .Y10DFET with
Schottky gate may be achieved by gate recessing with varying recess depth [48.511.
In the enhancement mode :v10DFET, the gate is located in, or close to, the undoped
spacer layer. At zero gate bias. the channel beneath the gate is entirely depleted.
Therefore, the gate has to be forward-biased for transistor action. The adjustment
of the operation mode can also be made by changing the doping in the supply layers
and the thicknesses of layers above the channel. Recent research has concentrated
mainly on the depletion mode .Y10DFET. Utilizing the structure show in Fig. 2.5(b).
a 0.1 urn n-type SijSio.6Geo.4 .Y10DFET with 11' 74 GHz at 300 K [5elland a 0.1 um
n-type Si/Sio.6Geo.4 .Y10DFET with fmax-188 GHz at 300 K and f max 230 GHz at
50 K have been successfully demonstrated [251. Because of the suppression of noise
Ca)
N+ SiGe roping supply layer
Cb) Cc)
Strained Si clannel
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sources from the interface the structure may also be used for low noise applications,
as has been demonstrated by a 0.3 dB minimum noise figure at 25 GH,..;in a 0.13
um Si/Sio.58Ge0.42 n-MODFET [26].
To achieve high transconductance that is required for RF applications, the high
mobility carrier density in the channel needs to be maximized [30,55]. The optimiza-
tion of the device structure is therefore needed. The detailed impacts of different
layers and gate structures are outlined below.
2.2.1.1 Layer Issues
As shown in Fig. 2.5, there are different possible MODFET layer structures. The
thicknesses of these layers and the doping conditions need to be optimized in order to
obtain a high concentration of high mobility carriers confined within the quantum
well [30, 55]. The thin undoped Si cap layer is used to protect against the in-
depth oxidation into the device and can reduce the effects from interface roughness
scattering. Changing the cap thickness also adjusts the control of the gate over the
2DEG (2-dimensional electron gas) in the channel. Modulation doped layers supply
high mobility carriers to the channel through the spacer layers. Increasing the spacer
layer thickness reduces the Coulombic scattering from the ionized impurities in the
doped layer. However, the carrier density in the channel decreases when the spacer
becomes too thick. Higher doping concentrations in the supply layer increases the
carrier density within the channel. Again care has to be taken as a parasitic channel
may be created in the layers above the channel. Careful adjustment of the doping
levels and the layer thicknesses can reduce the parasitic current to an acceptable
level.
Modulation doped layers may be located above the channel, or below the channel
or both (above and below), as illustrated in Fig. 2.5. The drawback of the front-
side (above the channel) doping structure is the early onset of the parasitic channel
above the channel, which is not observed in those structures with backside (below
the channel) doping. Too high a backside doping may also lead to the formation
of a parasitic current below the channel that does not allow the device to pinch-
off completely [53]. The carrier density in the double-side doped channel structure
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(Fig. 2.5b) is nearly doubled which is useful for those applications requiring a low
channel resistance. This type of structure permits a symmetrical wave function in
the rectangular channel which maximizes the carrier density in the channel [48].
2.2.1.2 Buffer Issues
From the design point of view, the most important problems are the optimization
of the cap thickness, the doping concentration and the spacer thickness. However,
in real devices, the SiGe virtual substrate is also a key factor affecting the device
performance. The difficulty lies in realizing a thin high quality SiGe buffer. Different
types of buffers have been proposed, such as the stepwise Ge content buffer and the
graded Ge content buffer [56 60].
Good SiGe buffers need to be fully relaxed and act as the buffer between the Si
substrate and the strained Si layer. However, a high density of threading dislocations
may be created in the buffer during its growth. The growth temperature and the
growth Ge gradient are the key growth parameters. Low growth temperatures lead
to shorter misfit dislocation lines and a correspondingly higher threading dislocation
density [59]. A low grading rate, i. e., a thick buffer, has fewer defects [581, but too
thick a buffer costs much more in terms of growing time, making it less compatible
with existing Si processes. Thick buffer also induces self-heating problem due to
the much lower thermal conductivity of SiGe [611. Ref. [461 suggests a Ge content
grading rate of between 20% / uu: and 30%/ iut: to be optimal. A higher defect den-
sity not only affects device performance, but also limits the commercial applications
of this technology. To deal with this problem, there have been many proposed ap-
proaches to grow buffer. Hackbarth et at. [62] recently studied different approaches
to grow micron thickness Sio.7Geo.3 buffers and concludes that overgrown graded
UHVCVD (ultra high vacuum chemical vapour deposition) and LEPECVD (low
energy plasma enhanced chemical vapour deposition) buffers have great advantages
over entirely MBE (molecular bean epitaxy)-grown samples. Another particularly
interesting technique is to grow the SiGe buffer on an SOl (SijSi02) substrate using
the separation by implanted oxygen (SL\10X) technique [63,64]. This type of struc-
ture allows the relaxation of a thin SiGe buffer layer with the dislocations threading
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down into the SijSi02 substrate and is potentially one of the best ways to provide
a thin SiGe buffer good enough for strained Si applications. Another advantage of
using a Sal based buffer is to reduce junction capacitances and suppress leakage
current from the buffer, thereby improving device performance.
2.2.1.3 Gate issues
The differences between two types of gate versions, the Schottky-gate and .vIaS-gate
HFETs, have been investigated in [65,66]. The reported highest cut-off frequency
(tr) of 72 GHz in a 0.1 pm n-MODFET [54J and maximum oscillation frequency
(frna.x) of 188 GHz in a 0.1 pm n-MODFET [25J, are all achieved using Schottky
gates. Although the Schottky-gate HFETs have a higher frequency performance
than that of MaS-gated devices, they suffer from a reduced gate voltage swing due
to the onset of a significant gate leakage current at high gate bias. Ref. [66] reported
that the gate leakage current of Schottky gate devices is about 3 orders of magnitude
higher than that of MOS-gated devices.
The gate structure used in MODFETs has a larger source-to-drain distance than
the gate length. This may be useful to reduce short-channel effects, such as drain-
induced-barrier-lowering (DIBL), and reduce the parasitic capacitance caused by
dopant diffusion under the gate from the source and drain [65]. The disadvantages
are an increased source-drain intrinsic resistance and a lower transconductance [65].
2.2.2 Strained Si MOSFETs
The advantages of strained Si for CMOS include the enhancement of mobility for
both electrons and holes and the compatibility with existing Si technology. Achieved
either by the widely used technique to grow strained Si on a SiGe virtual substrate
or by recently emerged process stress techniques, strained Si technology has been
accepted as the most promising solution for the enhancement of near future CMOS
in the roadmap [1].
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2.2.2.1 SiGe Virtual Substrate Based
The research of strained Si for MOSFETs has been mainly focused on relaxed SiGe
virtual substrates since the strained Si n- and p- MOSFETs on relaxed SiGe buffer
were first demonstrated in 1992 [15]. The surface channel strained Si MOSFET
structure is similar to that of the conventional bulk Si (or control Si) MOSFET.
Some additional process considerations are required for the fabrication of strained
Si MOSFETs, however these are not the major interest of this work.
A well-known disadvantage of strained Si for CMOS applications is that the hole
mobility enhancement in strained Si is much less than that for electrons. Indeed,
for a long time, most of the reported performance enhancements in strained Si
MOSFETs were for n-type devices.
In 1992, Welser et al. [15] first demonstrated long channel n- and p-type strained
Si on relaxed Sio.7Geo.3MOSFETs, showing a 2.2 times larger electron mobility in the
n-type strained Si MOSFET but no difference in the p-type strained Si MOSFET
compared to control Si MOSFETs. Two years later, Welser et al. [67] measured
the strain dependence of electron mobility enhancement, demonstrating that the
enhancement factor of the mobility in the strained Si layer over that in the Si
saturates at 1.76 when the Ge content was increased to about 20% within the SiGe
virtual substrate.
Rim et al. [681 first reported the strain dependence of the hole mobility enhance-
ment in long channel p-type strained Si on relaxed SiGe MOSFETs. It was found
that increasing the substrate Ge content enhances the hole mobility and at 29% Ge
content the device shows a 1.8 times larger hole mobility than that of the bulk Si
device.
However, due to high electric field and high channel doping, these low-field mo-
bility enhancements degrade in small devices. The high channel doping in short
channel MOSFET helps to suppress the SCE effects, but on the other hand it in-
duces high electric fields and causes degradation of the mobility. Rim et al. [691
demonstrated a 0.1 um n-type strained Si/Sio.8Geo.2 MOSFET, showing a 45% im-
provement in transconductance and a 75% electron mobility enhancement at high
electric fields. They also reported the self-heating effect in the thick SiGe layer,
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which requires a AC measurement to avoid this effect. In a DC measurement, the
self-heating effect degrades the drain current by 10-20% [61].
In 2001, Rim et al. [31] reported a 67 nm effective gate length n-type strained
Si/Sio.8SGeO.ls MOSFET with a 70% increase in electron mobility at high electric
field (1.5MV /cm) and a 35% drive current increase. The mobility enhancement
at such high electric field suggests a new mobility enhancement mechanism [31],
which according to Fischetti et al. [70] and the conclusion in Chapter 6 of this
thesis is an "improved" interface roughness of the strained Si/Si02 interface, i.e.,
reduced interface roughness scattering in strained Si MOSFETs. Based on this
breakthrough, IBM then announced their plans to use strained Si for their future
C~10S technology and reported a 35% performance boost with only a 10% cost
increase based on existing Si CMOS technology [16J. Later, a sub-lOO nm p-type
strained Si/Sio.72Geo.28 MOSFET was demonstrated by Rim et al. with a 45%
enhancement of peak hole mobility and 7-10% drive current increase, as well as a
n-type strained Si/Sio.8Geo.2 MOSFET with a 110% enhancement at high electric
field (1.5MV /cm) and >15% drive current increase [21,71].
Recent progresses by AMD include the fabrication of n-type strained Si/Sio.8Geo.2
MOSFETs down to 25nm gate length [23] and the demonstration of a 45% drive
current enhancement in a 35nm physical gate length ~iSi metal gated device.
In terms of circuit performance, in a 70 nm strained Si CMOS technology com-
pared to bulk Si CMOS, an 86% electron mobility enhancement and over 20% in-
crease in the drive current have been demonstrated by Huang et al. [17], delivering
a 95% higher inverter peak current and a reduction of 2.2 ps in delay of the ring
oscillator at the same drive current. Wang et al. [241recently reported a 60 nm gate
length strained Si CMOS with the lowest ring oscillator delay of 6.5 ps at 1.2 V
operation.
However, there are some very important fabrication issues which need to be con-
sidered for strained Si CMOS [72], including the misfit dislocations associated with
the SiGe buffer, and thermal budget constraints. The misfit dislocations are induced
by relaxation processes of the SiGe buffer and, at the strained Si/SiGe interface, in-
crease the diffusion coefficient of Arsenic by up to six orders of magnitude [73J. More
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experiments on strained SijSio.8Geo.2 have confirmed the increased diffusivities of n-
type dopants in relaxed SiGe [72,741. In contrast to n-type dopant diffusion, boron
diffusion was found to be suppressed with increasing Ge fraction [72, 751. These
diffusivity changes therefore necessitate a greater control of doping. The thermal
processing, on the other hand, will affect dopant diffusion, strain relaxation and in-
terdiffusion at the Si/SiGe interface. Koester et al. [761studied the effect of thermal
annealing on strained Si on SiGe heterostructures by using Raman spectroscopy.
They found that annealing at 1000°C for as long as 300 seconds resulted in inter-
diffusion at the Si/SiGe interface and therefore effectively reduced the strained Si
thickness, but didn't cause significant strain relaxation of strained Si layer.
Strain relaxation, which leads to the introduction of misfit dislocations, may start
to occur once the thickness of the strained Si layer exceeds the critical thickness.
Recent experimental work by Fiorenza et al. 1771demonstrated a low field electron
mobility enhancement for strained Si on Sio.8Geo.2 of about 80% on all samples,
with strained Si layer thickness both less and far greater than the critical thickness
(14nm). The explanation of the observed mobility enhancement within a strained
Si layer thicker than the critical thickness is that carrier conduction is occurring far
away from the misfit dislocations induced by partially relaxation. However, the in-
creased misfit dislocation density at the Si/SiGe interface in the sample with thicker
strained Si layer forms dopant diffusion pipes between source and drain, leading to
an increase in off-current. It is therefore concluded [771that the chief motivation to
limit the strained Si thickness below the critical thickness is to minimize the leakage
current, rather than minimize the loss of strain and mobility enhancement.
2.2.2.2 Process Straining
Process strained Si may be achieved through the proper strain engineering of the
shallow trench isolation (STI), the cap layer (contact-etch-stop layer) or silicidation
processes [11 131. These three process induced strain techniques have different ef-
fects on the drive current of MOSFET, as concluded by Ge et al. 1121. Ge et al.
also studied the 3D strain sensitivity of CM.OS performance enhancement and found
that the application of strain (tensile or compressive) in different directions (x or
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y or z) has different effects on the drive current of n- or p-type MOSFETs. Each
approach results in a 5-10% enhancement of ring oscillator speed 112]. using combi-
nations of these strain techniques, the 3D process induced strain is able to enhance
the drive currents of both n- and p-type MOSFETs. The strains were also found to
have different dependences on the channel length and channel width 112,13].
Intel has announced its strained Si applications within its current 90nm tech-
nology 111]. Intel's strained Si CMOS uses a high stress Si3~4 cap layer to achieve
tensile strain in the channel of an n-MOSFET and a SiGe source-drain to obtain
compressive strain in the channel of a p-MOSFET device, which deliver increases in
drive current of 10% for n-MOSFET and 25% for p-.\10SFET with only an extra
2% cost based on existing Si C.\10S technology 111].
Chan et al. [13] reported IB.\1's high speed 45 nrn gate length strained Si MOS-
FETs, which was realized by the integration of their 90 nIH bulk Si technology with
a strain engineering. These devices, optimized by stress effects from both STI and
contact etch stop nitride films, showed an 8% increase in drive current in n-~10SFET
and no degradation in p-MOSFET and therefore improved the ring oscillator speed
by 5%.
2.2.3 Strained Si SOl MOSFETs
Takagi et al. 178] summarized the current issues of strained Si MOSFETs and the
advantages of strained Si SOl MOSFETs. Possible problems of designing strained
Si on relaxed SiGe MOSFETs 172,78] include: (1) Mobility degradation due to
Ge outdiffusion, which is associated with the strained Si thickness and thermal
budget during fabrication; (2) The higher Ge content of the SiGe substrate required
for a notable hole mobility enhancement in p-MOSFET, which on the other hand
worsens the quality of the strained Si layer and the SiGe buffer; (3) Process control
for the different diffusion rates of boron, arsenic and phosphorus in SiGe; (4) The
strain induced threshold voltage shift and junction leakage due to band offsets of
the heterostructure and the narrowed bandgap of strained Si; (5) The self heating
of a thick low thermal conductivity SiGe buffer.
On the other hand, the strained Si SOl structure has inherent immunity to
2.2. Various Strained Si Device Structures 21
some of the problems mentioned above, in which the relaxed SiGe layer on insulator
(usually called SGOI) acts as the virtual substrate of the strained Si layer. With
a thin SiGe buffer, especially in a fully depleted (FD) SOl device [4,78]' (1) the
mobility is enhanced because of much reduced channel doping; (2) the junction
capacitance and junction leakage are reduced; (3) the self-heating effect due to a
thick SiGe buffer diminishes; (4) the SCE effects are suppressed resulting in the
much improved scalability of this type of structure.
Many efforts have been made to improve the quality of the SGOI wafer and
reduce the buffer thickness. Recent progress in realizing strained Si directly on in-
sulator (SSDOI or SiGe Free) has been reported [12,20,79]. The details are discussed
below.
2.2.3.1 SiGe Virtual Substrate Based
Different technologies, such as: SIMOX [63,64,80 82]; wafer bonding and layer
transfer [831 and Ge condensation (enrichment) techniques [84 88], have been in-
vestigated to grow the SGOI structure. SIMOX technology is, perhaps, the most
mature technology used to grow the SGOI structure. However, the temperature of
the SIMOX annealing process is higher than the melting temperature of SiGe mate-
rial when the Ge content is >10% [4,87,88]. Such low Ge contents are not sufficient
to supply enough strain to achieve hole mobility enhancement [89,90].
The Ge condensation (enrichment) technique, a combination of the internal-
thermal oxidation (ITOX) and SIMOX techniques, has been used to grow ultra-thin
high Ge content SGOI substrates [84,88]. Using this technique, a long channel fully
depleted SOl MOSFET based on a 7 nm thick strained Si layer on a 53 nm thick 25%
Ge content relaxed SiGe layer has been recently reported [88], showing 85% and 53%
maximum enhancements in electron and hole mobility, respectively. Ring-oscillators
constructed from these high-speed strained Si Sal transistors demonstrated a 63%
improvement in speed over the control-Sal CMOS device at the a supply voltage
of 1.5 V. The technique also enables the deposition of ultra thin (9 nm) high Ge
content (56%) SiGe buffers [84]. High uniformity and low dislocation density «108
m-2) of films were reported using this technique [78]. Lee et al. [91] reported their
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sub-70 nm strained Si on ultra-thin (TsOJ<55 nm) thermally mixed SGOI substrate
technology. These devices are based on IBM's conventional SOl technology and the
overall performance enhancement of n-MOSFET is 20-25% over the conventional Si
SOl MOSFET. In these devices, the interface roughness RMS (root mean square)
height is reported to be 0.52 nm.
The wafer bonding and layer transfer approach has the advantage of growing
highly relaxed high Ge content SiGe layers, but the technique has the difficulties of
growing thin layer and controlling the quality and uniformity of the SiGe layer [4].
Using this technique, long channel devices have delivered a 50% electron mobility
enhancement (with 15% Ge content of SiGe buffer) and a 15-20% hole mobility
enhancement (with 20-25% Ge content of SiGe buffer) [92]. In these devices, the
reported RMS height of bonded SGOI wafer after CMP (chemical mechanical pol-
ishing) is 0.4 nm.
2.2.3.2 SiGe-F'ree Strained Si Directly on Insulator
Although progress has been made towards thinning the SiGe buffer layer, the large
thickness of the buffer still limits the scaling of devices and the implementation of
FD SOl below the 35 nm regime. Indeed, the problems associated with the presence
of a SiGe layer, like the changed diffusion rates of dopants in the SiGe layer and the
diffusion of Ge into strained Si layer, still exist. The SiGe free or strained Si directly
on insulator (SSDOI) structure was therefore proposed to avoid the obstacles from
SiGe layer but maintain the mobility enhancement possible from the strained Si
channel.
Lando et al. [19,93] first reported their SiGe free buffer for strained Si MOSFETs
by wafer bonding and hydrogen-induced layer transfer. A 49 nm strained Si layer
with RMS of 9.5 A was transfered after its growth on a relaxed Sio.68Geo.32buffer
onto a 100nm Si02 substrate.
Rim et al. [20J first demonstrated their long channel SSDOI MOSFETs with
performance enhancements for both n- and p-type devices. IBM intends to use these
devices in its future CMOS technology. Ultra thin «20 nm) strained Si layers with
RMS of <2 nm were transfered from a high Ge content SiGe layer (>35%) to a 120
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nm SiO:! substrate. Long channel devices with an inversion carrier density of 1013
cm? were demonstrated with an electron mobility enhancement of 125% and a hole
mobility enhancement of 21%. Sub-60 nm n- and p-type SSDOI devices with good
subthreshold characteristics have also been reported, while further optimizations are
required to suppress the series resistances to optimise the performance enhancement.
Yin et al. 1791 reported their strained Si on insulator without SiGe buffer tech-
nology. A strained Si layer (approximately 20 nrn thick) with an equivalent strain
on a relaxed SiO.85GeO.15buffer was transfered to a compliant borophosphorosilicate
glass (BPSG) insulator by wafer bonding and 'Smartcut' processes. A 55-60% higher
transconductance and effective electron mobility near turn-on were shown in a long
channel n-type strained Si on insulator device over a bulk Si SOl ~10SFET.
Recent work by Lauer et al. 1941 reported that the mobility enhancement in Ge-
free strained Si on insulator n-MOSFETs, with strained Si thickness far greater than
the critical thickness, may be obtained. This fact is further supported by the same
behaviour exhibited in bulk strained Si/SiGe ~10SFETs [77], which was mentioned
in last section. Lauer et al. also showed an immunity to misfit dislocation at the
Si/substrate insulator interface, which in fact solves the leakage current problem
which was reported in strained Si on relaxed SiGe MOSFETs [77]. The results
indicate that a possibility of growing strain Si layer with a thickness thicker than
the previously understood critical thickness.
In general, the SSDOI technology is very promising for future ultra scaled FD
SOl MOSFETs, in which SCE effects are intrinsically controlled and the mobility is
enhanced due to strain in the channel, low vertical electric fields and low channel
doping. The structure also possess immunity to the leakage current induced by the
misfit dislocation at the Si/SiGe interface. Using this technology, it is therefore
possible to benefit from the performance and scalability of the strained Si double-
gate MOSFET (without the SiGe buffer), although uncertainties over fabrication
still exist 141.
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2.2.4 (110)-orientation Strained Si MOSFETs
Besides the widely used (100) orientation wafer for the MOSFETs discussed above,
the (110) orientation has also recently been proposed for CMOS applications, demon-
strating remarkable hole mobility enhancements [22,451. The smaller hole effective
mass along the (110) orientation along with reduced inter-valley scattering result in
an appreciable hole mobility enhancement for strained Si in the (110) orientation.
It may be used in the p-MOSFET in CMOS, balancing the performance between
n-type and p-type devices.
Using the Ge condensation technique, n- and p-type strained Si SOl MOSFETs
have been fabricated by Mizuno et al. [451on a (110) relaxed SGOI substrate with a
Ge content of 25%. The resulting devices show electron and hole mobility enhance-
ments, of 81% and 203% respectively, over the universal mobilities of (100) bulk
MOSFETs.
Yang et al. [221 recently reported IBM's hybrid-orientation technology (HOT),
which implements a (100) Si n-MOSFET and a (110) Si p-MOSFET on the same
wafer to achieve high performance CMOS. This technology uses wafer bonding and
layer transfer techniques and has demonstrated a substantial drive current enhance-
ment for n-MOSFET. An 80 nm gate length (110) Si p-~10SFET delivered a 65%
higher drive current than a conventional (100) bulk Si p-MOSFET even with a non-
optimized surface roughness within the (110) device. This allows the performances
of n- and p-MOSFETs in CMOS applications to become balanced. Based on the
current strained Si and HOT technologies, although the fabrication might be chal-
lenging, future high performance CMOS may be achieved by integrating strained Si
channel, SOl and different orientations together on a wafer.
2.2.5 Strained Si MOSFETs with High-K:Dielectrics
The continuous scaling of MOSFETs driven by the need for increased performance
beyond the 45 nm technology node requires extremely thin gate oxides, resulting in
intolerably high gate leakage and oxide/interface uniformity problems during device
fabrication [11. High-s dielectrics may then be used to replace the long studied
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Si02 to enable further scaling. Although high-x dielectrics significantly reduce the
leakage current and improve scalability, the qualities of the Si/insulator interface
and the dielectrics itself are currently not appropriate for commercialization.
Rim et al. [95J first demonstrated a sub-lOO nm strained Si MOSFET with an
inversion equivalent oxide thickness (EOT) Hf02 of 2.8 nm, showing a 1000 times
reduction in gate leakage compared to a conventional Si MOSFET with an an EOT
Si02 of 3.1 nm. Although a notable electron mobility enhancement of strained Si
with Hf02 over bulk Si with Hf02 or Si02 has been observed, the experimental
results also show that the mobility in an Hf02 based MOSFET (either strained Si
or bulk Si) is much degraded from that of corresponding Si02 based MOSFET. This
analysis indicates that a new mobility limiting mechanism is required to explain the
mobility degradation associated with high-x dielectrics. This degradation may be
due to Coulomb scattering from the trapped and fixed charges [95J or soft-optical
phonon scattering [6J. Recent experimental studies by Ren et al. [7J and Datta
et al. [961 suggest that soft-optical phonon scattering is a intrinsic limiting factor
for high-x induced mobility degradation and cannot be counteracted by process
optimization.
Datta et al. [961 reported sub-LOunm n-type strained Si channel MOSFETs with
an Hf02 dielectric of EOT -1 nm and a TiN metal gate electrode, showing a 35%
mobility enhancement at 1 MY/cm effective field and a 1000 times reduction in gate
leakage current compared to unstrained Si devices with conventional oxides. It was
also concluded that a metal gate with a higher free electron concentration and a
higher plasma frequency may dynamically screen the high-x soft-optical phonons
by coupling with the inversion carriers and is therefore beneficial in improving the
soft-optical phonon limited mobility [96].
Recent work by Zhu et al. [97,98J on mobility measurements for Hf02-gated
MOSFETs confirmed that both Coulomb scattering and soft-optical phonon scat-
tering play important roles in the mobility degradation due to the introduction of
high-x dielectrics.
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2.3 The Future of Strained Si - How Far It Can Go?
Strained Si has demonstrated high performance and compatibility with existing Si
technology. That this material may replace Si channels has been widely accepted by
the industry and has been considered as the first step towards the future of enhanced
Si based CMOS technology, as indicated in the latest version of the International
Technology Roadmap for Semiconductors [1]. The introduction of high-x dielectrics,
which is scheduled to be a necessary step beyond the 65 nm technology node to solve
the gate leakage problem and enable further scaling, is still problematic and requires
further investigations in order to be better understood [11. In contrast to the status of
high-s dielectrics, strained Si is ready to be integrated into existing Si technology, an
example of which is the Intel's 90 nm strained Si technology announced in 2003 [l1J.
When the gate length is reduced to 10-20 nrn, the ultra-thin (UT) body fully-
depleted (FD) SOl or double-gate MOSFET (DG-MOSFET) structure is required
to have good control of short channel effects and high performance [1,4]. How-
ever, regardless of the fabrication issues, the aggressive scaling of UT FD SOl or
DG-MOSFETs is intrinsically limited by the mobility degradation observed in the
ultrathin channel. This is due to increased phonon scattering [99, 100], long-range
(remote) Coulomb scattering (RCS) induced by the heavily doped source/drain [101]
and polycrystalline gate [102 105], surface roughness scattering contributed by both
top and bottom Si/insulator interface [106], and possibly soft optical phonon scat-
tering [107].
The phonon limited mobility in the UT SOl device is nearly independent of the
channel thickness, tehannei, when it is greater than approximately 5 nm [108]. As
the thickness is reduced, the phonon limited mobility starts to increase, reaching a
maximum at a critical thickness, te, which is ~3 nm from [108,109] and ~3.5 nm
from [107]. When tehannei is less than t-, the phonon scattering rate increases dramat-
ically and the phonon limited mobility decreases monotonically. When tehannei is less
than 10nm, the presence of the buried (substrate) Si/Si02 interface within the U'T
SOl modifies the surface roughness scattering induced by the gate Si/Si02 interface
and provides a non-negligible scattering rate to the total surface roughness scat-
tering [106]. The total surface roughness kills the phonon-limited mobility increase
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observed when tchanneJ is between 3nm and 5nm as mentioned above and the total
effect of the surface roughness and phonon scattering forces a sharp degradation in
the mobility if tchanneJ <3 nm [1091. Long-range Coulomb scattering, which doesn't
affect carrier transport in large devices, is non-negligible in small devices and affects
inversion layer mobility via the interactions between the inversion layer electrons
and the electrons in the heavily doped source/drain or gate. By self-consistent full-
band Monte Carlo/Poisson simulations, Fischetti et al. [1011observed as much as a
50% degradation in the effective electron velocity due to remote Coulomb scattering
for devices with gate lengths shorter than about 40nm and oxides thinner than 2.5-3
urn, and a 20-25% mobility decrease at a large sheet carrier density for an oxide
thickness of 1.5 nm [102]. Saito et al. [103] theoretically studied remote Coulomb
scattering and reported a 20% peak mobility reduction within a l-nm-thick Si02
MOSFET. Gcimiz et al. [104] suggested that remote Coulomb scattering cannot be
neglected for oxide thicknesses below 2nm, but the effect is negligible for oxide thick-
ness above 5 nrn. Esseni and Abramo [105] calculated the electron mobility based
on the relaxation time approximation and suggested that the remote Coulomb scat-
tering induced mobility degradation should be clearly observed for oxide thickness
below approximately 3 mil. The work by Esseni and Abramo also suggested that
high-x gate dielectrics may help to suppress the remote Coulomb scattering, al-
though this would introduce additional issues, such as fixed charges, interface states
and soft optical phonon scattering.
The introduction of a back-gate within DG Sal MOSFETs enables better gate
control over the channel and modifies the scattering mechanisms discussed above.
The DG SOl MOSFETs [109] operate in volume inversion when the channel thick-
ness is less than the sum of the depletion regions induced by the two gates and
enables carrier distributions throughout the entire channel. The presence of volume
inversion reduces the effect of all scattering mechanisms [109] and enables higher
mobility than that in single-gate (SG) SOl MOSFETs for devices with channel
thickness between 5 nm and 20 nm. However, when considering all the scattering
mechanisms mentioned above, for tchanneJ <5 nm, both the SG SOl and DG SOl
devices exhibit a dramatic mobility degradation which therefore limits the further
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scaling of these kinds of device structures [109].
Another important requirement for further device scaling is the application of
high-x gate dielectrics. However, regardless of the fabrication issues [5], soft optical
phonon scattering (induced by the strong coupling between carriers in the inversion
layer and low-energy surface optical phonons arising due to the highly polarized
bonds within high-s dielectrics [6]) and remote Coulomb scattering (due to the
existence of fix charges and interface states) strongly affect carrier mobility in the
channel and are intrinsic limitations of device performance. The use of a transport
enhanced material in the channel, such as strained Si or Ge, is therefore necessary
in order to maintain a relatively high channel mobility in .\10SFETs with high-s
gate dielectrics.
However, although strained Si channels enhance the carrier transport within the
channel, and partially counteract the mobility degradation of extremely scaled thin
body devices, the strained Si channel thickness of either the SG SOl or DG SOl
MOSFET is still limited by the mobility degradation within an extremely scaled
channel [110 112]. The further scaling of either conventional Si or strained Si MOS-
FETs is therefore limited by the channel thickness at '"'-'3nm.
Aside from strained Si channel devices, some other promising device structures
based on Si/SiGe heterostructure are also under development. Dual channel MOS-
FETs have shown to be very interesting for CMOS applications. Tensile strained
Si on compressively strained Sio.2Geo.8on a relaxed Sio.5Geo.5 substrate MOSFET,
in which the strained Si is used for electron transport and the strained SiGe for
hole transport, was demonstrated by Leitz et al. [113], delivering a hole mobility
enhancement factor of 5.15 over a conventional Si MOSFET. A recent promising
work for CMOS applications, the strained Si on strained Ge dual channel MOSFET
by Lee et al. [114], has been reported with hole and electron mobility enhancement
factors of 10 and 1.8 times, respectively, over conventional Si MOSFETs. Further-
more, high-s gate dielectrics also enable a high mobility Ge layer to be used as a
channel within a MOSFET, as demonstrated by Chui et al. [115] for an n-~10SFET
and by Ritenour et al. [116] for a p-MOSFET.
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2.4 Summary
This chapter has reviewed the current status of strained Si based technology. The
devices discussed are based on the strained Si/SiGe heterostructure and have been
classified into two categories here: buried channel strained Si channel :\10DFETs
for RF applications and surface channel strained Si :\10SFETs for C:\10S applica-
tions. The strained Si/SiGe MODFETs have multi layers and a T-shaped Schottky
gate, which require careful optimization for specific high performance applications.
Strained Si MOSFETs, which range from bulk structures to single gate SOl and
double gate SOl, have been discussed in detail by describing device structures, asso-
ciated advantages and disadvantages, technology solutions and current status. The
application of high-x dielectrics is also discussed as one of the solutions for the fur-
ther scaling of CMOS. With regard to simulations, theoretical work on scattering
mechanisms associated with ultra scaled devices have been outlined to discuss the
limit of device scaling.
Based on this literature review, it is clear that simulation work is necessary to
optimize device design and to gain insight into device operation. As a basis, a
detailed understanding of the Si/SiGe heterostructure is therefore required. This is
addressed in next chapter.
Chapter 3
Simulation Techniques and Si/SiGe
Heterostructure Parameters
Numerical device modelling is playing an ever increasing important role in the semi-
conductor industry. By using device simulation it is possible to assess device behav-
ior before fabrication. Various commercial numerical device simulators are available,
such as MEDICI and TAURUS from Synopsys [27], ATLAS from Silvaco [1171and
DESSIS from ISE [1181. These commercial tools are often used along with other
non-commercial simulators, such as Poisson-Schrodinger solvers and Monte Carlo
simulators. The selection of these tools necessitates an understanding of the valid-
ity and limitation of the physical models and numerical methods used in different
simulators. The 2-D device simulators, MEDICI and TAURUS, employing Drift-
Diffusion (DD) and Hydrodynamic (HD) models, together with the ensemble Monte
Carlo simulator developed in the Device Modelling Group etc, were used in this
Ph.D project. These different models solve the Boltzmann transport model at dif-
ferent levels of approximation and thus may be used for different purposes. Apart
from understanding the physical models employed within those simulators it is also
essential to have knowledge of the parameters associated with the device simulation,
particularly when studying devices constructed from new materials. To date, there
has been some confusion regarding the parameters for advanced materials, strained
Si or SiGe in this case, and a complete set of associated parameters are required
to replace the default parameters provided by the commercial TCAD tools. For
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the purpose of this Ph.D project a study of the Si/SiGe heterostructure parameters
becomes essential before simulating any strained Si or SiGe devices.
As in Si, the band structure of bulk Si1_xGex has a conduction band at the
Ll point when the Ge composition, x, is less than 0.85. The material has aGe-like
character with a conduction band L minima when x>0.85 [1191. The energy levels of
the conduction band minima and valence band maxima in Si1-xGex alloys vary with
composition, which together with strain effects, affect the conduction/valence band
offsets of the heterostructure. People et al. [141 reported the first theoretical study
of the effects of Ge composition on the Si/SiGe band structure: showing that strain
causes the conduction and valence bands energy levels to shift and split. Strain in
the Si/Ge heterostructure was studied theoretically by Van de Walle and Martin
based on self-consistent calculations using local density functional theory and ab
initio pseudo-potentials [1201, considering also the chemical band misalignment and
strain effects. Further work on this heterostructure was done by Rieger and Vogl
using an empirical pseudopotential method [121]. They concluded that the strain in
pseudomorphically strained layers has two main effects on the band structure: the
hydrostatic strain shifts the energetic position of a band, and the uniaxial strain
component splits degenerate bands [122]. Generally, band offsets enable carrier
confinement whereas band splitting affects the effective mass and the density of
states, reducing the amount of inter-valley scattering and as a result enhancing
carrier transport in the strained layer. To understand the performance enhancements
obtainable from a heterostructure it is essential to study the band misalignment and
strain effects within the heterostructure.
3.1 Simulation Techniques
Different simulation techniques have been proposed for semiconductor device sim-
ulations. A hierarchy of simulation approaches is shown in Fig. 3.1 [123]. These
techniques, ranging from complicated numerical intensive quantum approach to the
relative simplicity of compact device modelling, provide different levels of descrip-
tion of the semiconductor device and enable wide choices of models for specific
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requirements. At the top of the hierarchy are those techniques based on the quan-
tum descriptions of carrier transport. However, the quantum approach is still far
from maturity and requires further study. The compact modelling approach at the
bottom of Fig. 3.1 uses analytical phenomenological models to describe the device
behaviour and is normally used in building blocks for circuit simulations. Therefore,
these two models are not of interest in this project and will not be discussed further
in this thesis.
Quantum Approach
(e.g. Wigner function,
Green's function)
Boltzmann Equation i i Monte Carlo
~2: Hy ro ynarruc Mo e, I
Energy Transport Model
Drift-Diffusion Model
Compact Modelling
Figure 3.1: Hierarchy of semiconductor simulation models [123]
The backbone of practical numerical device simulations is Poisson's equation,
which is discussed in detail in Chapter 4. Poisson's equation relates the electrostatic
potential and the electric field to the carrier concentration. To obtain information
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on carrier transport it is necessary to relate the carrier velocity to the electric field
and the carrier concentration. The semi-classical Boltzmann transport equation,
given in equation (3.1), can be used to describe the carrier transport subject the
following assumptions [1241:
• The scattering probability is independent of external forces.
• The duration of a collision is much shorter than the average time of motion of
a particle.
• External forces are almost constant over a length comparable to the physical
dimensions of the wave packet describing the motion of a carrier.
• Band theory and the effective mass theorem apply to the semiconductor under
consideration.
(3.1)
Equation (3.1) describes the carrier distribution function f in the seven dimen-
z
x
sional phase space which consist of the spatial coordinates r= y ,the momen-
kx
tum coordinates k = ky and time t. if is the carrier electron average velocity;
kz
F is the external force and may be expressed in terms of electric field; (~{) c is the
variation of the distribution function due to scattering.
In general it is difficult to solve the Boltzmann equation directly due to the
complexity of solving this integro-differential equation in a multi-dimensional space.
An equivalent approach is the Monte Carlo simulation approach (shown in Fig. 3.1)
which statistically solves the Boltzmann equation without making assumptions of the
distribution function. Although this approach can be expensive in terms of computer
time, it enables a physical description of the carrier transport in semiconductor
devices and has been widely used to determine the real nature of carrier transport.
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The Hydrodynamic and Drift-Diffusion approaches, which are discussed in detail
in Chapter 4 and Chapter 5, are based on different levels of approximation of the
Boltzmann transport equation. The Drift-Diffusion method represents an approx-
imation of the lowest-order transport system obtained from the first momemtum
of the Boltzmann transport equation and is suitable for simulating devices close
to equilibrium. This means it cannot be used to assess the performance of small
devices where non-equilibrium transport maybe important. However, this method
is very efficient and provides useful information of device operation, especially the
subthreshold behaviour. The details of this method are outlined in Chapter 4.
In additional to the features of the DDM, the Hydrodynamic model conserves
momentum and energy and is based on the approximations from the second-order
momentum of the Boltzmann equation and accounts for some non-equilibrium trans-
port. However the model which is outlined in detail in Chapter 5 may overestimate
the velocity overshoot effect in scaled devices [125]. To precisely describe carrier
transport in small devices, Monte Carlo simulation is more appropriate and is dis-
cussed in Chapter 6.
Apart from an understanding of the physical models the parameters associated
with the Si/SiGe heterostructure are essential for meaningful device simulation in
order to properly describe the properties of different materials and evaluate the
potential advantages of these new materials. The following sections in this chapter
review the most important parameters of the Si/SiGe heterostructure necessary for
reliable drift-diffusion and hydrodynamic device simulation. Comparisons between
the calculations presented here with published data are given and fitted analytical
expressions for those parameters essential for device simulations are provided. The
parameters discussed in this chapter include the band gap of strained and relaxed
SiGe; the conduction and valence band offsets; the band shifts and splitting due to
strain; effective masses; densities of states and permittivity of strained Si and SiGe
in the heterostructure.
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3.2 Valence Band Offsets in the Si/Ge Heterostruc-
ture
One of the most fundamental properties of a semiconductor interface is the band
misalignment, i. e., the band offsets between the band edges of the two materials,
which determine the effectiveness of carrier confinement. A large conduction band
offset is beneficial for electron transport in n-type applications, whereas a large
valence band offset is suitable for holes in p-type applications. To date there is
less reported work on the Si/SiGe conduction band offset compared to the wide
reporting of the theoretical and experimental studies of valence band offsets [120
122,126 132]. The band offsets depend on the crystallographic orientation [120] and
only the commonly studied (100) orientation Si/SiGe heterostructure is discussed
in this chapter.
The first theoretical study of the valence band offset of Si/SiGe heterostructure
was based on the calculation of the offset between pure Si and Ge, for which Van
de Walle and Martin proposed two approaches: one is the self-consistent interface
calculation [120] and the other is the "model solid" approach [126]. The theoretical
studies predicted valence band offsets ofO.84 eV [120], 0.93 eV [126] and 0.74 eV [127]
for pure Ge on Si, and 0.31 eV [120], 0.36 eV [126] and 0.21 eV [127] for pure Si
on Ge. These may be compared to the experimental data of 0.74±0.13 eV [128],
0.83±0.11 eV [129] and 0.78 eV [130] for pure Ge on pure Si, and O.17±0.13 eV [128]
and 0.22±0.13 eV [129] for pure Si on pure Ge.
The linear interpolation of the valence band offset in a Si/Ge heterostructure
with respect to Ge composition has been adopted to calculate the valence band
offsets of the Si/Sh_xGex or Si1_xGex/Si systems [14,120,127,131]. Moreover, when
the hydrostatic and uniaxial strain components are considered separately, published
results show that the average valence band discontinuity is nearly independent of
the strain conditions and only varies with a weak linear relationship on the lattice
constant parallel to the interface [120,127,130]. Neglecting the weak linear variation
of the average valence band due to strain, Yu et al. [129] reported a 0.49±0.13 eV
discontinuity of the average valence band edges for pure Ge on Si from their x-ray
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photoelectron spectroscopy measurements. Using self-consistent interface calcula-
tions [120] and the "model solid" [126] approach, Van de Walle and Martin predicted
0.54 eV and 0.63 eV respectively for the average valence band offset of pure Ge on Si,
and 0.53 eV and 0.60 eV respectively for pure Si on Ge. Following the calculations
by Colombo et al. [127], whose results agreed with the core-level photo emission data
from Schwartz et al. [128], Rieger and Vogl[121] proposed an interpolation formula
for the average valence band offset (due to the effects of hydrostatic strain), b.Ey,ay
at the interface between a strained Si1-xGex layer on a relaxed Si1_yGeysubstrate:
b.Ev,av = (0.47 - 0.06y)(x - y) (3.2)
A realistic measure of the valence band offset, b.Ey , may be found by applying
the effect of the uniaxial strain components on b.Ey,ay, The lowest conduction band
edge offset, b.Ec , is then calculated by subtracting b.Ey from the difference between
the band gaps of the active strained layer and the relaxed substrate layer. Note that
the symbol, b.Ec(y) , used here denotes the energy level difference between the active
and substrate layers: b.Ec(y)-cEc(y) (active)-Ec(y) (substrate).
3.3 The Bandgap of the Unstrained Sh_yGey and
Strained Sh-xGex Alloy
The Si1_yGeyalloy has been found to have an indirect band gap and the conduc-
tion band changes from Si-like with six-fold ellipsoid ~-valley minima (shifted by
15% from X -valley) to Ge-like with L-valley minima when the Ge content y>0.85,
see Fig. 3.2 [119,133,134]. Braunstein et al. [119] first studied the dependence
of the bandgap on the Ge content and temperature from optical absorption mea-
surements. The dependence of the Si1_yGeybandgap on Ge content was confirmed
by Krishnamurithy et al. [134] using the virtual crystal approximation (VCA) and
the molecular coherent-potential approximation (MCPA). Good agreement was ob-
tained with experimental data. Weber et al. [133] measured the Si1_yGeybandgap
using photoluminescence (PL) at 4.2K from which the following fitted quadratic
3.3. The Bandgap of the Unstrained Sh_yGey and Strained Sh-xGex
Alloy 37
expression as a function of Ge content, y, was obtained [133J for y<O.85:
Eg(y) = 1.155 - 0.43y + O.206y2 (3.3)
Although all efforts predict similar trends of the bandgap with variation of the
Ge content, from Fig. 3.2 deviations of up to 40 meV between data reported by
Braunstein et al. [119J and Weber et al. [133J are observed. However, equation
(3.3) tends towards the accepted value for Si at low temperature and is adopted to
estimate the bandgap of unstrained Si1_yGeyas a function of y at 4.2K.
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Figure 3.2: Bandgap of bulk Si1_yGeyalloy
To estimate the Si1_yGeybandgap at higher temperatures, one may use the well-
known relationship for the temperature (T) dependence of the bandgap of Si [135J
given below:
E (T) = E (OK) _ 4.73 X 1O-
4
T
2
9 9 T + 636 (3.4)
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Fig. 3.3 compares the bandgap for a given Ge content as a function of tempera-
ture between Braunstein et al. [119] (symbols) and the calculations using equations
(3.3) and (3.4) (Note that the energy gap at OK is approximated by the value at
4.2K). The agreement indicates that the temperature dependence of the bandgap of
unstrained Si1_yGeymay be estimated using the same temperature dependence as
for Si.
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Figure 3.3: Temperature dependence of the bandgap for Si1_yGeybulk alloys
There have been many investigations of the bandgap of pseudomorphically grown
strained Si1.xGex on a relaxed Si substrate. Fig. 3.4 compares the experimental data
and some analytical results for the bandgap of low temperature strained Si1-xGex as
a function of Ge content x [136 141]. For Ge contents of up to 30%, there is good
agreement between experimental data and the analytical work. At Ge contents up to
60%, the expressions obtained by Robbins et al. (upper triangle symbols in Fig. 3.4)
from photoluminescence measurements [136] and Bean et al. (lower triangle symbols
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in Fig. 3.4) [138] deviate by a maximum of 60 meV from Lang et al.'s absorption
measurement data [140]. However, in addition to the fundamental bandgap, Lang's
data includes the average energy of phonons involved in the absorption process.
Therefore, by adding the exciton binding energy to the experimentally determined
energy of the free exciton line (upper triangle symbols in Fig. 3.4), the bandgap
between the strained Si1_xGexvalence band and the lowest conduction band edge at
4.2 K (for x<O.4) may be estimated [140] (square symbols in Fig. 3.4) by equation
(3.5) shown below:
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Figure 3.4: Bandgap of strained Si1_xGexon Si (001) substrate
Eg(x) = 1.17 - 0.896x + O.396x2 (3.5)
The bandgap temperature dependence relationship for Si may be used to estimate
the bandgap of strained Si1_xGex [139] at higher temperatures (equation (3.4)).
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3.4 Strain Effects on the Band Structure
For Ge contents less than 85%, the Si1-xGex alloy exhibits Si-like band structure,
having six-fold degenerate conduction band minima and two-fold degenerate valence
band maxima. The lattice constant mismatch between the pseudomorphic Si1-xGex
active layer and the relaxed Si1_yGeysubstrate material determines the strain type:
which is compressive if x>y or tensile if x>y. The strain in the pseudomorphic
active layer includes a hydrostatic component which shifts the average band energy
level and an uniaxial component which splits the degenerate bands. Here, symbol
6E is used to denote the energy level shift induced by the strain: 6E -E(strained)-
E(relaxed).
The relaxed Si1_yGey lattice constant as a function of Ge content, y, is given
by 11221:
ao(Y) = ao(Si) + O.200326y(1 - y) + [ao(Ge) - ao(Si)]y2 (3.6)
where ao(Ge) and ao(Si) are the lattice constants of relaxed Ge and Si, respec-
tively. Using aJ_ and aii to represent the parallel (in-plane) and perpendicular (to
the interface) lattice constants in the strained Si1_xGexlayer, then we have 11211:
{
all = ao(Y)
a = a (x) [1 _ 2C12(X) all-ao(X)]
J_ 0 Cl1(X) ao(x)
(3.7)
where Cll(X) and C12(X) are the elastic constants for the Si1-xGexalloy found from the
linear interpolation between those of Si and Ge. The lateral, Ell, and perpendicular,
EJ_, strain tensors in strained Si1-xGex are then defined as 11211:
(3.8)
The hydrodynamic strain, 6 VIV, is related to the hydrostatic strain shifts of
the conduction and valence bands by following expressions 11221:
(3.9)
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(3.10)
where a; and av are the hydrodynamic deformation potentials for the conduction
band and valence band respectively.
Under the action of uniaxial strain along the [001] direction, the bands along [WO]
and 1010] directions split off from the one along the IDOl] direction. The uniaxial
induced energy shifts of the conduction bands are given by 1122]:
(3.11)
(3.12)
where =:u is the uniaxial strain deformation potential for the conduction band. The
energy splitting of the valence bands is given by [122]:
(3.13)
1 1
6E 2 = - - 60 - -6Ev, 3 2 (3.14)
(3.15)
where 60 is the spin-orbit splitting; for strain along the [DOl] direction, 6E = 2b(and
b is the uniaxial deformation potential for tetragonal strain.
The parameters are summarized in table 3.1 1120 122,142]. Note that these
parameters are for pure Si and Ge. Linear interpolation may be used to calculate
the parameters for Sh_xGex alloys according to the Ge content.
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Table 3.1: The parameters for the calculation of the strain effects on the band
structure
I Parameters at 300K I Si Ge
Bandgap Eg (eV) 1.12 0.66
Lattice constant (A) 5.43 5.65
Cll (Mbar) 1.675 1.315
C12 (l'vfbar) 0.65 0.494
ac( eV) 4.18 2.55
'::'u(eV) 9.16 9.42
av(eV) 2.46 1.24
L:.o(eV) 0.044 0.296
l (eV) -0.9 -2.4
m (eV) 3.6 4.2
n (eV) -5.889 -7.621
Fig. 3.5 illustrates the tensile strain induced energy level shifts and the effect of
splitting on the Si band structure. The hydrostatic tensile strain raises the average
energy levels of the conduction band and valence band and the uniaxial component
splits degenerate bands. This causes a lowering of the twofold degenerate [001]
ellipsoids and raises the fourfold degenerate [100][010] ellipsoids from the sixfold
degenerate system.
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Figure 3.5: The strain effects to the band structure of silicon
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The strain also shifts and splits the degenerate valence bands at the r points
(see Fig. 3.5). Fig. 3.6 shows the calculated splitting of the valence band into
levels vi, v2 and v3. Compressive strain raises band v2 (which has a larger effective
mass) whereas tensile strain will raise band v1. Note that the split valence band
v2 is a pure 13/2,3/2> state, whilst bands v1 and v3 are the mixtures of states
13/2,1/2> and 11/2,1/2>. The splitting of the conduction and valence bands affects
the densities of states and the effective masses; these will be discussed later in this
chapter.
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Figure 3.6: The valence band splitting (taking the average valence band as the
reference level)
The bandgap of strained Si may then be calculated by subtracting the total
energy level shifts of the lowest conduction band level and the highest valence band
level from the unstrained Si bandgap (see Fig. 3.5). A linear relationship for the
strained Si bandgap as a function of Ge content has been deduced from [14] and is
plotted together with experimental data from [121] in Fig. 3.7. However, further
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experimental studies are necessary to determine the strained Si bandgap with large
Ge contents within the SiGe substrate. The linear fit (solid line in Fig. 3.7) to
the calculations (square symbols in Fig. 3.7, with a maximum error of 3%) for the
bandgap of strained Si as a function of the Ge content, y, of the relaxed Si1_yGey
substrate at 300 K is given by:
Eg(y) = 1.11 - 0.6y (3.16)
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3.5 Band Offsets in the SijSh-xGex Heterostructure
3.5.1 The strained Sh-xGex on relaxed Si heterostructure
The type I strained Si1_xGexon unstrained Si heterostructure has a large valence
band offset which enables enhanced hole transport, see Fig. 2_1- It has been widely
used in SiGe HBT and p-type MOSFET applications. The compressive strain in the
pseudomorphic Si1_xGexlayer causes the lowering of the fourfold degenerate ellipsoids
and the raising of the twofold degenerate ellipsoids (cf. the effect of tensile strain)
in the conduction band and also splits the degenerate valence bands,
Csing equation (3_2), the average offset between the valence bands of strained
Si1_xGex and Si is calculated by setting y-O, giving l::::.Ev,av = 0.47x. This allows
us to use the Si valence band edge as the reference energy level for the following
band offset calculations of the Si1_xGex/Si heterostructure. The strain effects on
the Si1-xGex band structure can be calculated by using the theory described earlier
in this paper, which gives both the hydrodynamic strain and the uniaxial band
splitting components. Taking the valence band splitting into account, the valence
band offset 6Ev, which is the offset between the highest valence band edges of the
heterostructure, may be estimated by:
(3.17)
Xote that the linear expression is in good agreement with experimental data [1321
for Ge contents less than 30%_ For example, for pure Ge on Si, this linear relationship
gives a 0.71 eV valence band offset which is close to the reported value of 0_74
eV [127, 1281_ The calculated offsets of the highest valence band edge and lowest
conduction band edge between the strained Si1-xGex and Si are given in Fig. 3_8,
compared with theoretical results [120] and experimental data [132]-
The conduction band offset, 6.Ee, is found by subtracting the Si bandgap from
the sum of the calculated valence band offset 6Ev and the Si1-xGex bandgap given
by equation (3_5):
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(3.18)
However, the conduction band offset, which varies nonlinearly with Ge content,
is rather less than the valence band offset and is generally not of interest in this type
of heterostructure.
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3.5.2 The strained Si on Si1_yGeyheterostructure
The type II strained Si on Si1_yGeyheterostructure has considerable band offsets in
both the conduction and valence bands. The strain induces band splitting of both
degenerate conduction and valence bands, lowers the effective mass and reduces the
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inter-valley scattering and therefore enhances both hole and electron transport.
The calculation of the heterostructure band offsets are based on the average
offset of the valence band, 6Ev,av = (O.06y - O.47)y, obtained from rearrangement
of equation (3.2). The valence band offset, !'::,Ev, is determined by considering the
highest valence band splitting of !'::,Ev,av' The conduction band offset, !'::,Ec, is then
calculated by subtracting the bandgap of relaxed Si1_yGey,given by equation (3.4),
from the sum of the strained Si bandgap, given by equation (3.16), and the valence
band offset of the heterostructure, !'::,Ev·
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Fig. 3.9 shows the calculated conduction band splitting and the highest valence
band edge as a function of Ge content, together with the theoretical calculations
from [120,121] for comparison. The valence band offset, !'::,Ev, may be expressed by
the following quadratic expression as a function of Ge content, y,
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6Ev = -O.238y + O.03y2 (3.19)
where the negative sign indicates that the valence band of strained Si is lower than
that ofrelaxed Si1-xGex' At y-l, valence band offset ofO.208 eV is obtained for pure
Si on Ge, which is close to the value of 0.22 eV given by [127,129]. The conduction
band splitting of strained Si exhibits a linear relationship, 6Ec,splitting = O.67y 114].
It is found that the following cubic fit for the conduction band offset as a function
of the substrate Ge content, y, can be used.
6Ec = Eg(SSi) + 6Ev - Eg(SiGe) = -0.35y - O.35y2 + O.12y3 (3.20)
In equation (3.20), the negative offset denotes that the conduction band edge of
strained Si is lower than that of relaxed Sh_yGey, providing electron confinement in
the strained Si layer at the strained Si/Si1_yGey interface.
3.6 Other Parameters
3.6.1 Effective Mass
The effective electron mass in the strained Sh-xGex or relaxed Sh_yGey alloy has been
calculated by Rieger and VogI1121], where they derive the effective longitudinal and
transverse electron masses in strained Si1-xGex on relaxed Sir_yGey as functions of
x and y. Under tensile strain the conduction band minimum of strained Si1_xGexis
located in the lowest doubly degenerate band and in the lowest fourfold degenerate
band for compressive strain. Therefore, at Ge contents where the large degree of
conduction band splitting reduces the occupation in the raised subvalleys, the ef-
fective electron mass of strained Si layer or strained SiGe layer may be assumed to
be that associated with the lowest twofold or fourfold band minima. The analyti-
cal expressions for the longitudinal and transverse electron effective masses can be
obtained from [121] and will not be given in this chapter.
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Figure 3.10: Calculated hole effective mass in band v1 and v2 from full-band k.p
calculations, compared with data from Fischetti et al. [1421
In this work, the effective hole masses are calculated directly from six band k.p
theory using in-house ensemble full-band Monte Carlo simulator 1. The calculated
hole masses in bands v1 and v2 of strained Si (on relaxed Si1_yGey) and strained
Si1_xGex (on Si), have been given in Fig. 3.10. For Si1-xGex under compressive
strain, the mass in v2 is larger than that in v1 and from Fig. 3.6 it is evident that
band v2 is raised during the splitting. Therefore, in strained Si1_xGex band v2 plays
an important role in hole transport. under tensile strain, the mass in v2 is larger
than that in band v1 for Ge contents less than 20%, whereas the masses in band
v1 are greater than those in v2 for greater Ge contents. However, it is clear from
Fig. 3.6 that band v1 is at the top of the valence band edge and therefore both
bands will contribute to the hole transport at low Ge contents. With increasing Ge
lCourtesy of Dr. J. R. Watling, Device Modelling Group, university of Glasgow
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content, band v1 dominates transport due to the higher mass and the increasing
band splitting reduces the occupation of band v2. The calculated masses for the
tensile strained Si have been compared with the results from [142] in Fig. 3.10.
The slight disagreements are due to the different deformation potentials used in the
calculations.
The calculated masses for the two strained materials have been fitted to the
analytical expressions below for strained Si1-xGex (equation (3.21)) and strained Si
on relaxed Si1.yGey (equation (3.22)), which show good agreement for Ge contents
up to 80%.
[
m(SSiGe,v2) ] [ -2.8369] 3 [4.6844] 2 [ -2.87] [ 0.8956]jmo = x + x + x+
m(SSiGe, vI) -0.1432 0.3618 -0.3699 0.2534
(3.21)
[
m(SSi,v2) ] [ -2.2515] 3 [ 4.4158 ] 2 [-2.9248] [ 0.9375 ]jmo = y + y + y+
m(SSi, vI) 0.0298 -0.3308 0.5713 0.2511
(3.22)
3.6.2 Density of States
For strained Si1_xGex 011 relaxed Si1_yGey,the conduction band splitting, 6Ec,splitting
between the lowered a-fold degenerate bands and the raised b-fold degenerate bands
may be determined from equations (3.11) and (3.12); where for tensile strain, a-2
and b-4 and in the case of compressive strain, a-4 and b-2. The free carrier
density can then be calculated by
n = 2 rOC! (a + bexp( _ 6E;sp;tting ))fo(E)N(E)dE
lEe B
(3.23)
where 10(E) is normally taken to be Maxwell-Boltzmann approximation of the
Fermi-Dirac statistic. N(E)dE is the density of states per unit volume in the energy
range E to E+dE. The multiplier 2 outside of the integral accounts for spin and the
factors inside the integral represent the degeneracies of the lowered a-fold degenerate
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band and the raised b-fold degenerate band respectively. This equation may then
be cast in the familiar form n = Ne exp ( - Ek~~F ). The effective density of states
in conduction band, Ne is therefore defined by
TV = 2( + b (_ LEe,SPlitting)) (mkBT)3/2
• e a exp kBT x 2n1i2
where m is calculated from [1211. In typical applications (where the Ge content is
(3.24)
greater than 13%), the exponential term in (3.24) is around 0.05, which enables us
to neglect the contribution from the raised b-fold bands. Therefore, the effective
conduction band density of states of strained SiGe is approximated as the effective
DOS of the lowest a-fold degenerate valleys, as illustrated in Fig. 3.11. For Ge
contents greater than 15%, the conduction band DOS of tensile strained Si is nearly
1/3 that of relaxed Si, while the conduction band DOS of compressive strained SiGe
drops to 2/3 of the DOS of relaxed Si. However, there is a slight increase with
increasing Ge content which is due to the increase in the effective electron mass.
In the valence band, strain causes the splitting of degenerate valence bands at
the r point. The strain shifts bands vi and v2 up for compressive strain and band
vi up and band v2 down for tensile strain (see Fig. 3.6). This band splitting
reduces the occupation in the lowered subvalleys and therefore decreases the density
of states. Using equations (3.21) and (3.22) to calculate the hole mass in each band,
the density of states in the valence band, N; can be obtained using an analysis
analogous for Ne:
)\T _ 2( 3/2 + 3/2 (_ 6.Ev,sPlitting)) ( kBT )3/2
tv; - mu mM exp kBT x 2n!i2
where mu and mM are the effective hole masses of the raised and lowered bands
(3.25)
respectively and LEv,splitting is the valence band splitting of the degenerate band
at the r point. Note that equation (3.25) neglects the contribution from band v3
(spin split-off band) which is relatively far from the top valence band edge (see Fig.
3.6). The density of states in the conduction and valence bands as a function of Ge
content is given in Fig. 3.11. The upturn in the strained Si valence band density of
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Figure 3.11: Calculated electron and hole density of states of tensile strained Si and
compressive strained SiGe at 300K
states is due to the increased hole mass in band vi and becomes larger than that in
band v2 when the Ge content is greater than 20%. It can be found from equation
(3.25) that N; reverts to the case of relaxed Si with its larger density of states (see
Fig. 3.11) compared to the values given in [135,143]. However, the density of states
given by [135,143] uses a low temperature mass (O.5mo) for the heavy hole that is
inappropriate at room temperature [29].
3.6.3 Permittivity
An alternative interpolation scheme to estimate the permittivity of the Si1-xGex alloy
based on the Clausius-Mossotti relationship [144] that gives:
esic« - 1 ( ) fSi - 1 fee - 1
---= I-x +x---
fSiee + 2 fSi + 2 fee + 2 (3.26)
Based OIl this relationship, the following formula can be used for simplified com-
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putation:
2(A + B) + 1
ESiGe = 1- (A + B)
where A = (1 - x)Sll::l. and B = x~.fs.+2 fGe+2
(3.27)
3.7 Summary
This chapter summarizes relevant results related to the bandgap and band misalign-
ment calculations of Si/SiGe heterostructure, focusing on their application in prac-
tical numerical simulation of related devices. The aim is to provide simple empirical
expressions for the majority of essential parameters associated with transport in this
type of heterostructure and complemented with guidance for their implementation
in corresponding semi-classical device simulations. By comparing the existing the-
oretical and experimental work with these calculations, analytical expressions have
been concluded for the bandgap; the band offset; the effective masses; the densities
of states and the permittivity for the strained Si on relaxed Si1_yGeyand the strained
Si1-xGexon unstrained Si heterostructure.
Chapter 4
Simulations of Strained-SijSiGe
MODFETs for RF and High
Linearity Applications
This chapter focuses on strained Si MODFETs for high frequency and high lin-
earity applications. Similar to their III-V counterparts, Si/SiGe MODFETs have
channels with high mobility and high sheet carrier density. Moreover, the compati-
bility of Si/SiGe ~IODFETs with the existing Si technology makes them promising
candidates for system-on-chip applications. However, the complicated layer struc-
ture of MODFETs requires proper design to achieve high device performance, as
discussed in Chapter 2. Compared to previous work on the optimization of the
device structure for RF applications, little work has been done to optimize such de-
vices for communication applications, bearing in mind that power amplification for
wide-band communications requires high linearity to minimize the intermodulation
distortion.
Comprehensive numerical simulations are used to study the effects of both lateral
and vertical device designs on device performance and linearity. The simulations are
based on extensive calibrations in respect of a 0.25 I.LIIl and a 70 nm n-type buried
strained Si channel Si/SiGe MODFETs fabricated by Daimler Chrysler. Apart from
the study of different device geometries, the impact of different doping strategies on
device performance and linearity behaviour are also investigated.
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4.1 Simulation Tools and Models
The simulation work in this chapter uses 2-dimensional (2-D) drift-diffusion model
(DDM) device simulators, MEDICI and TAURUS from Synopsys 127], and Greg-
Snider 1-D Poisson-Schrodinger solver 128]. The 2-D drift-diffusion simulators self-
consistently solve the three partial differential equations (4.1) (4.2)( 4.3) for the elec-
trostatic potential t_' and for the electron and hole concentrations nand p, respec-
tively 1143].
(4.1)
an 1---=-"V.J -Uat q n n (4.2)
ap 1--- = -- "V. J - Uat q p p (4.3)
The electrical behaviour of semiconductor devices is governed by the Poisson's
equation given by (4.1) and the continuity equations for electrons and holes given
by (4.2) and (4.3) respectively. In equation (4.1), E is the dielectric permittivity; q
denotes the electronic charge; IVi; and IVA represent the ionized impurity concen-
trations for donors and acceptors, respectively; Ps is the surface charge density due
to fixed charges in gate insulator or charged interface states. In equations (4.2) and
(4.3), In and Jp are the current densities for electrons and holes respectively; Un
and Up are the net recombination rates for electrons and holes respectively.
To obtain the current densities, In and Jp, Boltzmann transport theory is ap-
plied [124]. By only keeping the lowest-order transport system from the Boltzmann
transport equation the following expressions for In and Jp are used in the self-
consistent calculation.
-+ - - -In = -qJ-lnn "V<Pn= -qJ-lnn "V 'lj_J + qDn "V n (4.4)
-+ -+ --+ --+
Jp = -qJ-lpP"V <Pp= -qJ.LpP"V7;1 - qDp "Vp (4.5)
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where cPn and cPP are the quasi-Fermi potentials for electrons and holes respectively;
Pn and Pp are the electron and hole mobilities respectively; Dn and Dp are the
electron and hole diffusion coefficients respectively and defined by the Einstein Re-
lations: Dn(p) = k:Pn(p) under the assumption of Maxwell-Boltzmann statistics.
To properly describe the carrier transport within semiconductor devices the drift-
diffusion model is not sufficient, especially for carriers under non-equilibrium con-
ditions, as addressed in Chapter 3. For small devices featuring non-equilibrium
transport, more advanced approximations of the Boltzmann equation, such as the
hydrodynamic transport model, or a statistical solution of the Boltzmann equation,
e.g. Monte Carlo particle simulation, are required and employed in later chapters.
For the devices under equilibrium condition the drift-diffusion simulation is very
efficient and provides adequate descriptions of the electrical behaviour. Provided
with proper mobility models for Pn and Pp it can account for realistic carrier trans-
port behavior. The mobility models [143] used in this simulation work for the
calculations of Pn and Pp are given below.
PS,n(p)
Pn(p) = -=[,------::....;_----=],---
1+ (J.ts.n~~~~I.n(p) ) (3 1/8
(4.6)
PO,n(p)
PS,n(p) = -,=~~=
1+ E~.n(p)
Ecritical
(4.7)
Equation (4.6) is the Caughey-Thomas expression which accounts for the carrier
heating and the velocity saturation effects due to a high field in the direction of
current flow. v~(~) is the saturation velocity for electrons (holes); (3 is a fitting pa-
rameter and by default set to 2 for electrons and 1 for holes; Ell,n(p) is the electric field
component parallel to the electron (hole) current flow; PS,n(p) is the low field surface
roughness limited electron (hole) mobility and is expressed by equation (4.7). Equa-
tion (4.7) is the Perpendicular Electric Field Mobility Model which accounts for the
mobility degradation at high perpendicular electric fields due to surface roughness
scattering. In equation (4.7), El..n(p) is the electric field component perpendicular
to the electron (hole) current flow; Ecritical is the critical electric field and is a fitting
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parameter; J1o,n(p) is the low field electron (hole) mobility which is either defined as
a constant or dependent on the ionized impurity concentrations,
( T )nuJ1max,n(p) 300 - J1min,n(p)
J1o,n(p) = J1min,n(p) + (L)Xi (~)Qn,(p)
1+ 300 N ref
(4.8)
Equation (4.8) is an analytical expression of a concentration- and temperature-
dependent empirical mobility model which accounts for ionized impurity scattering.
T is the temperature; l'v'total is the local total impurity concentration; other param-
eters are empirical fitting parameters and their default values are taken from [143J.
Another important issue for deep submicron device simulation is the concern of
quantum mechanical effects. In the 2D device simulators MEDICI and TAURUS
many methods have been used to account for the quantum mechanical effects within
a confined channel ll-B, 1451. However, the most accurate way is to solve Schrodinger
equation self-consistently with Poisson's equation, which has been realized in TAU-
RUS [1451. A I-dirnensional (ID) Poisson-Schrodinger solver by Greg Snider [281is
also used in this project to study the vertical structure of strained Si MODFETs.
4.2 RF Parameter Extraction
Since this chapter studies the strained SijSiGe MODFETs for RF applications, it
is necessary to use some figures of merit to assess the device performance. Using
MEDICI transient simulations based on the models described beforehand, small
signal analysis is enabled and used to extract RF parameters.
4.2.1 Small signal analysis
In a two-port network, assume h(Vd and 12(V2) to be the current (voltage) of the
input and output terminal separately, the following equations can be written to
describe aY-parameter network,
(4.9)
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where Yij = ifl (i, j~~1 or 2). Let's define a matrix Y = {Yij} = G + jwG
J Vk,ki"'j=O
to represent these short-circuit admittance parameters, where G is the conductance
matrix and C is the capacitance matrix.
Let a small voltage perturbation ~ Vi be applied to contact j at t-O. Using
im (t) (vm (t)) to denote the total current (voltage) at contact m the small-signal
admittance matrix component Y is given by [1461:
y:. = F { ii(t) - Ii (O)} = F { ii(t) - Ii (O)}
IJ F {Vi ( t) - Vi (O)} ~ Vi (4.10)
where Ii(O) (Vi(O)) is the initial current (voltage) at contact i. F{i(t)} is the Fourier
transform of the function i(t). Substituting the Fourier decomposition into equation
(4.10) and separating it into the frequency dependent and independent parts, the
following expressions can be obtained [146]:
G - {/,(OO)-I,(O) w fOO [. (t) I ( )]. tdt}ij - ~VJ + ~vJ Jo 'li - i 00 smw
c., = {~~)Jooo [ii(t) - li(oo)] sinwtdt}
(4.11)
where li(oo) gives the final DC value of the current at the contact i.
Scattering parameters (S-parameters) are introduced for microwave transistors
to see wave pictures and are normally used in device measurements for frequency
analysis. In the two-port network illustrated in Fig. 4.1, the normalized complex
wave amplitudes are defined as ai and bi, where a, indicates waves towards the
two-port and b, waves travelling away from it. Then the two-port network can be
described by its S-matrix as [1471:
(4.12)
The following relationships are used to transform Y -parameters to S-parameters
[147]:
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Figure 4.1: A two-port network
S - (l-Yll)(l+Y22)+Y12Y21
11 - (1+Yll)(1+Y22)-Y12Y21
S - -2Y12
12 - (1+Yll)(1+Y22)-Y12Y21
S - -2Y21
21 - (l+Yll)(1+Y22)-Y12Y21
S - (1+Yll)(1-Y22)+Y12Y21
22 - (1+Yll)(1+Y22)-Y12Y21
(4.13)
where Yij = YijZo. Zo is the characteristics impedence and Yij is the Y -parameter
component in equation (4.10). The amplitude, Sma, and the phase, Sph, of S-
parameters can be expressed by:
Sma.ij = ISij I
S - -1 (Im(s.))) 360/')ph.ij - tan Re(S.)) X :"7r
In the MEDICI simulator the Y -parameters can be deduced after a transient
(4.14)
simulation with a step change ~ Vg of the gate bias followed by a transient simulation
with a step change ~Vd of the drain bias [148J. The S-parameters can be obtained
using the transformations (4.13) from the Y -parameters.
The Field-Effect Transistor (FET) can be treated as a two-port network with
a common source terminal. A small-signal equivalent circuit is required to analyze
the frequency response of a transistor. Fig. 4.2 is an equivalent circuit [149J which
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Figure 4.2: Small-signal equivalent circuit of a field effect transistor [149J
contains the external parasitic elements and the intrinsic device including seven
unknown parameters .
In Fig. 4.2, Lg, t-«. t; are the external inductances; Cpg and Cpd are the external
pad capacitances; RSl Rd and Rg are total terminal resistances including the pad
resistance. These external parasitic parameters can be deduced from S-parameter
after experimental measurement [1501.The seven intrinsic parameters may be writ-
ten in terms of the Y parameters: Cds, Cgd and Cgs are the capacitances between
three terminals; R is the intrinsic resistance; gds is the drain transconductance; gm
is the steady-state transconductance and T is the delay time of the transistor. These
parameters can be determined analytically from the following expressions [149J:
c;= _Re~12)
C - _ Im(Yn)-wCgd
ds - w
C - Im(Yll)-wCgd (1 + (Re(Yll))2 )
g8 - w (Im(Yll)-wCgd)2
D. Re(Y11)
Hi = (Im(Yll)-wCgd)2+(Re(Yll))2
gds = Re(Y22)
(4.15)
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4.2.2 Figures of Merit
The unity current gain frequency, fT, is defined as the signal input frequency at
which the extrapolated small-signal current gain of the transistor equals one. [r
is used as a benchmark to describe the speed of intrinsic devices. The small-signal
current gain, Gc, is defined as the amplitude of small-signal drain current to small-
signal gate current and is expressed in terms of the extracted Y -pararneters by:
Gc = dId = [aId/aVg] = IY211
.u, aId/ aVd Yll
lr is then extracted by solving log[Gc(log[f])] = O.
After transforming the Y -pararneters to S-parameters the maximum frequency
(4.16)
of oscillation, fmax, can be extracted by solving IOg[GMAC(lOg[J])]= 0, where GMAC
is the maximum available gain and is expressed by [1511:
GAfAC = 1 5211 (K - VK2 - 1), if K > 1512
Here, K is the stability factor and is defined by:
(4.17)
K = 1+ 1511522 - 51252112 - 151112 - IS2212
21S125211
(4.18)
When the sum of two sinusoids is applied to the input of a nonlinear device
the output contains harmonics of the original frequencies and various interrnodu-
lation (1M) products. A classical approximation of PIP3 (Power at the 3rd-order
Intercept Point), representing the input signal power leading to excess third-order
intermodulation, may be used as a figure of merit for the linearity of investigated de-
vices [152]' as illustrated in Fig. 4.3. The analytical expression of PIP3 is obtained
by the following deductions.
Assume an input voltage of V applied to a device gives an output current of I.
The value of I at an input DC bias Vc with a small AC signal v can be expressed
by a Taylor series expansion:
(4.19)
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Figure 4.3: Illustration of the definition for PIP3
where An = ~gm(n-l) and gm(n-l) is the (n_l)th derivative of gm in respect of the
gate voltage Vc. Assuming the two input sinusoids with frequencies WI and W2 have
the same amplitude A, the small signal v can be expressed by v = A(cos(w1t) +
COS(W2t)). Substitution of the expression of u into equation (4.19) delivers the output
components at frequencies WI, W2, 2WI-W2, 2W2-WI and many other frequencies. The
frequency components which are not listed are either far away from the two original
frequencies or have small amplitudes and therefore can be ignored in evaluating the
linearity up to the third order IYl distortion. By only keeping the selected frequency
components upto the third order, equation (4.19) becomes:
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To have the third-order intercept point illustrated in Fig. 4.3 for PIP3, the
amplitude of the linear term and that of the third-order term in equation (4.19) is
equalled giving AlA = ~A3A3. Thus, assuming the input resistance to be Rs, the
PIP3 can be expressed by:
(4.21)
where 9m is the transconductance, 9m2 is the second derivative of 9m in respect of
the gate voltage Vc, and Rs.:__50 n is the load resistance.
4.3 Device Calibration
4.3.1 Calibration Methodology
It is unlikely to run device simulations with default parameters and obtain good
agreements with experimental characteristics. The default parameters used in com-
mercial simulators often depend on processing conditions and specific models used.
Therefore, generic parameters which can fully describe the internal behaviours of all
devices are not available. The role of device calibration is to reproduce experimental
device characteristics by adjusting a series of parameters in a manner with physical
meaning. Before the calibration it is necessary to obtain as much as possible de-
tailed information of studied device. The device structure, the dimensions in both
directions, the doping profiles and their activation rates, the contact resistances, the
interface states and the device measurements are essential.
The calibration using .\lEDICI starts with the construction of the MEDICI input
file to describe the device structure illustrated in Fig. 4.4 and include all necessary
material parameters. The device description should contain the device structure
and dimensions, the doping profiles and the mesh definitions. The material param-
eters, including the bandgap, the conduction and valence band offsets, the effective
masses, the density of states and the dielectric permittivity relevant to the SijSiGe
heterostructure are calculated according to the theory addressed in Chapter 3. Ap-
propriate mobility models are then selected from the available rnodellist of MEDICI
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p- Si substrate
SiGe buffer (5%->45% Ge)
Figure 4.4: Illustration of simulated strained Si/SiGe MODFET
and applied to specific regions of the device. The Caughy- Thomas lateral field de-
pendent and the perpendicular field dependent mobility models [143J may be used
to describe the transport within SijSiGe MODFETs. The Caughy- Thomas lateral
field dependent mobility model, which accounts for the high field velocity saturation
effects, has two important parameters, the saturation velocity Vsat and the fitting pa-
rameter (3 given by equation (4.6). (3 is usually set to 2 for electrons and 1 for holes.
The saturation velocity Vsat for electrons in Si is by default set to 0.97x 107 cm/s,
while that in strained Si may be 10-20% higher, i.e., about 1.1-1.2x107 cm/s [153],
due to the enhanced transport in strained Si.
The perpendicular field dependent mobility model, described by equation (4.7),
has two parameters, the vertical critical field Ecritical and the low field mobility u,
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if it is assumed as a constant. For the device structure studied in this chapter, as
illustrated in Fig. 4.5, the source-drain distance is much larger than the gate length,
so that different positions in the channel may have different high perpendicular field
effects. Thus it is reasonable to divide the channel into several parts and use different
Ecritical for the different channel regions. Ecritical and J.1 should also be different in
the different layers. The electron mobility in a confined strained Si 2DEG has been
reported to be 1000-2900 cm2 jVs at 300 K [46,51 53, 154]. The mobility in the
strained Si cap layer suffers from interface roughness scattering and should be lower
than that in the strained Si channel. The mobility in the relaxed SiGe layer has
been reported at 100-800 crrr' jVs and depends on the germanium content and the
impurity concentration [155].
The calibration is then followed by a loop of adjusting a series of parameters
discussed above. The first step is the adjustment of Ecritical and J.1 to obtain a agree-
ment between the simulated and measured Iv- VG characteristics at low drain bias,
e.g., 50 mV or 100 mV. The second step is to tune Ecritical and Vsat in order to repro-
duce the Iv- VG characteristics at high drain voltage. Contact resistances may be
included and varied to help the calibration. The calibration may need to corne back
to the parameter adjustment at low drain voltage if it fails to agree with the exper-
imental data at high drain bias. Activation rates of the doping concentrations in
the supply layers may be changed according to the information from the fabrication
to obtain different sheet carrier density in the channel. Successful calibrations at
both low and high drain biases then lead to the calibration of I [)-V v characteristics
for a whole range of gate biases. Care need to be taken on all parameters at this
stage, especially Vsat. These three steps may need be repeated in order to obtain a
global fitting with physical parameters. However, if the simulation can't fit the high
gate I v- V [) characteristics after several loops, the velocity overshoot may be the
cause and a more advanced simulation technique, such as the hydrodynamic model,
is required.
4.3.2 Device Structure and Calibration Results
The strained Si/SiGe MODFETs studied 1Il this project are based on a 0.25
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Lg dgate-to-channel
Strained Si channel
SiGe buffer (45% Ge)
Figure 4.5: Schematic of strained Si/SiGe MODFET
uu: and a 70 nm n-type buried strained Si channel Si/SiGe MODFETs fabricated
by Daimler Chrysler, as illustrated in Fig. 4.4. The layer sequence of the 0.25
/-lm MODFET is [30): a p: substrate with p>IOOO O·cm; a relaxed SiGe buffer
with linearly graded Ge content from 5% to 45%; a 4 nm SiGe supply layer with
a dopant concentration of ND-4x1018 cm-3; a 3 nrn SiGe spacer; a 9 nm strained
Si channel; a 3 nm SiGe spacer; a 3.5 nm SiGe supply layer with a doping level of
ND-1.5xI019 cm-3; a 3 nm SiGe cap layer and a 4 nm Si cap layer. The T-shape
Au/Pt gate is located asymmetrically with source-gate distance Lgs=0.5 /-lm while
total drain-source distance Lds-1.5 uiti, as illustrated in Fig. 4.5.
Fig. 4.6 shows the ID band diagram and the comparisons of the electron distri-
butions by the ID Greg-Snider solver based on the solutions of Poisson's equation
and Poisson-Schrodinger. From the ID band diagram it is evident that there are par-
asitic conduction paths coming with the 2-dimensional electron gas. The confined
electron distribution in the channel is obtained from the ID Poisson-Schrodinger
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solution (only solving the channel region) and compared with the solution of the ID
Poisson equation in Fig. 4.6.
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Figure 4.6: ID band diagram and electron distributions from the ID Greg-Snider
solver based on the solutions of Poisson's equation and Poisson-Schrodinger
Followed the methodology addressed, a successful calibration is carried out in
respect of the 0.25 ius: ;vIODFET using MEDICI. Figs. 4.7 and 4.8 show the Iu- VG
and I u-V D characteristics (simulated and experimental) respectively and demon-
strate the good agreement between measurements and simulations. The calibrated
low field mobility in the 2-DEG is 1500 cm2/Vs which is in agreement with the value
suggested by Daimler Chrysler [156]. However, slight discrepancies are observed at
high VG and VD which may be attributable to self-heating [61]. The simulations
predict a current gain cutoff frequency, [ r, of about 24 GHz, as indicated in Fig.
4.9, al '0 in agreement with experimental data. However, leakage in the buffer in
this device causes the on current and off current ratio Ion/ IDJ J to be less than la.
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Figure 4.7: Calibrated ID-VG characteristics of the 0.25 11m MODFET
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A comprehensive calibration in respect of a 70 nm n-type Si/SiGe MODFET
fabricated by Daimler Chrysler is also carried out. The layer sequence (from bottom
to top) of the calibrated device is [33]: a p- substrate with p>1000 D·cm; a relaxed
SiGe buffer with linearly graded Ge content from 5% to 45%; a 5 nrn SiGe supply
layer with a dopant concentration of 2.5xl018 ern":': a 3.5 nm SiGe spacer; a 9
nm strained Si channel; a 3 nm SiGe spacer; a 5 nrn SiGe supply layer with a
doping level of l.OxlQ19 cm="; a 6 nm SiGe cap layer and a 2 nm Si cap layer.
The T-shape Au/Pt gate is located with a source-gate distance of Lg5-0.5 uu: while
the total drain-source distance is Lds-l.O iu«. The main differences of the 70 nm
device compared to the 0.25 iui: are the reduced gate length, the reduced drain-
source distance and the shifted gate (increased ratio of Lgs/ Lds) aiming for high RF
performance, and the increased gate-to-channel distance aiming for high linearity.
In the calibration of the 70 nm YIODFET, the channel has been divided into
three regions in which different Ecritical have been applied. The calibrated low field
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Figure 4.10: Calibrated ID-VG characteristics of the 70 nm ~ODFET
mobility in the 2-DEG is 1600 cm2/Vs. Fig. 4.10 shows the ID- VG characteris-
tics (simulated and experimental) and demonstrates the good agreement between
measurements and simulations. The slight discrepancies at high VD can be again
attributed to self-heating effects which are not included in the simulations [61].
4.4 Impact of the Device Geometry on RF perfor-
mance
4.4.1 An Qualitative Analysis
Before using MEDICI to simulate the impact of the device geometry, it is essential
to qualitatively analyze the importance of different parameters in the complicated
device structure of MODFET. Therefore, instead of extracting the cutoff frequency,
fT, and the maximum available frequency, fmax, from equation (4.16) and (4.17) for
MEDICI simulations, analytical expressions for fT and fmax are used to qualitatively
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analyze the dependence on the RF performance. The iT and imax are functions of
the seven intrinsic parameters (see equation (4.15)) and the external pad resistances
Rg, R; and Rd. They can be calculated using the following relations [157,158]:
(4.22)
iT
imax = ~I2y 27riTRgCgd + (Rg + R)gds
From equations (4.22) and (4.23), in order to obtain high IT and Imax, gm has to
(4.23)
be as large as possible; Cgs, Cgd, Cds, R, Rg Rs, Rd and gds need to be as small as
possible. These parameters are sensitive to both lateral and vertical device designs.
In the lateral direction, the source- to-drain distance, Lds, the gate position,
Lgs/ Lds, and the physical gate length, Lg, are important. Increasing Lds leads
to small capacitances but on the other hand it induces more intrinsic resistance
R. Different Lgs/ Lds causes the change of Cgs/Cgd which results in different imax.
Shrinking Lg is a commonly used approach to increase the device speed, however,
the gds increase induced by the 2-D effects degrades the device performance. There-
fore, careful trade-off designs of these lateral dimensions are required in order to
obtain a high RF performance.
In the vertical direction, the layer structure and the doping profiles need to be
optimized in order to achieve high carrier density in the channel. In order to analyze
the RF performance dependence of the device design in the vertical direction, the
following deduction may be used to obtain another expression for [r to evaluate the
RF performance. Neglecting the effects of the parasitic resistance R, and Rd, the
expression for IT (4.22) may be simplified to [1591:
gm (4.24)
where Le!! is the effective gate length which depends on Lg, Lds and Lgs; HI is the
device width; cg is the effective gate capacitance per unit area between the gate and
the 2-DEG channel and may be expressed as cg = d-t-lt::.d(e is the effective dielectric
constant of the layers above the 2-DEG); d is the distance from the gate to the
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2-DEG interface and !J..d is the effective distance between the heterojunction and
the 2-DEG. When increasing the gate-to-channel separation d, the gate capacitance
cg decreases. However, the increase in the gate-to-channel separation results in a
losing of the gate control over the channel and induces a lower gm and therefore
degrades fT. To evaluate the gate control on the 2-DEG channel the modulation
efficiency (ME), as proposed by Foisy et al [160], can be used:
(4.25 )
where ti, is the sheet carrier density in the channel and np is the parasitic sheet
carrier density in the layers above the channel which limits the ME to be less than
1. A high ME means a good control of the gate over the channel and leads to a high
transconductance, gm. It is obvious that the modulation efficiency at a fixed gate
voltage depends on the thickness of each layer and the doping concentrations in the
supply layers. We can now reformulate analytical expression for fT (see equation
(4.24)) using the definition of the ME as [160]:
[r = veI I _ Vsat M E
211"LeI I 211"LeI f
(4.26)
where veII and Vsat denote the effective and peak velocities in the 2-DEG channel,
respecti vely.
It can be seen from equations (4.22)-(4.26) that Lg, Lds, Lgs, the thickness of each
layer and the concentration in each supply layer play important roles in determining
the RF performance and careful design of these parameters are required. The effects
of these parameters on the device performance are studied by numerical simulations
in next section. The effects from the external resistances and capacitances also need
to be taken into account to evaluate the real RF performance but they are not the
focus of this thesis and will be neglected in the following work.
4.4.2 Simulation Results
Followed the qualitative analysis made in last section, this section uses the nurner-
ical simulator ~EDICI to study the effects of different device designs, i.e., Lg, Lds
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and Lgs in the lateral direction, and the thicknesses of each layer and the concentra-
tions in the supply layers in the vertical direction. The simulations carried out in
this section are based on the calibration in respect of the 0.25 11mn-type Daimler
Chrysler strained Si/SiGe MODFET discussed in section 4.3.2.
4.4.2.1 Impact of the lateral dimensions
Since the speed of FET is intrinsically limited by the electron transit time, the
most obvious approach to improve the device speed is to reduce the gate length,
as described by equation (4.26). However, the 2-D effects due to the gate length
scaling (e.g. DIBL) affect the threshold voltage and subthreshold slope and increase
the off-state current (see Fig. 4.11). When the gate length is aggressively scaled
the gate begins to lose control over the channel and the parasitic conduction layers,
which results in a saturation, possibly in a reduction of transconductance gm and
in an increase of drain conductance gds' These will decrease the cutoff frequency iT
and the voltage gain G (defined as VoudVin = gm/gds)'
The source-drain distance Lds is crucial in reducing the intrinsic resistance R;
However, reducing Lds also decreases the voltage gain G due to increased drain
conductance gds' It has been suggested that raising the source/drain junctions may
compensate for this [55] effect. Scaling Lgs and Lds also increases Cgs and Cgd and
induces a second pronounced peak in the gm characteristics (see Fig. 4.12). This
is due to the increase in the current density within the Si cap layer between the
source/drain and the gate at high VG when scaling Lgs and Lds [53].
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Figs. 4.13 and 4.14 show the effects of changing the Lgs/ Lds ratio and the
source-drain distance Lds. For a given Lds, decreasing the Lgs/ Lds ratio increases
the Cgs/Cgd ratio, which will generally tend to increase fmax. However, the decrease
in Lgs/ Lds also tends to increase the output (drain) conductance, 9ds' This increase
in 9ds will reduce fmax by decreasing the effect of Cgs/Cgd on fmax. This effect
is particular evident for the layer structures considered in this work due to their
relatively high 9ds' The RF characteristics as a function of the gate length scaling,
with a Lgs/ Lds ratio 0.5 p,m/1.5 uui, are shown in Fig. 4.15. The RF performance
improvements with different saturation velocities (also shown in Fig. 4.15) indicate
that the effect of velocity overshoot may also lead to an improvement in the RF
performance.
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Figure 4.13: Effects of different Lgs/ Lds ratio (different Lgs with a fixed Lds) on
the device characteristics (Lg-0.1 uttv; all values are extracted from the MEDICI
transient simulation without Rg, Rd and Rs)
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4.4.2.2 Effects of different vertical structures
Optimization of the vertical structure may help to improve the device performance
and partially suppress the 2-D effects due to the gate length scaling. In the case
of the )"10DFET structure studied in this chapter (Fig. 4.5), the key parameters
associated with its vertical structure are the thickness of each layer and the doping
concentrations in the supply layers. The thickness of the 2-DEG strained Si channel
is a sensitive parameter for the carrier confinement of the 2-DEG.
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Figure 4.16: The conduction band diagram and the wave functions in a 9 nm thick
strained Si channel
Fig. 4.16 illustrates the ID (vertical direction) conduction band profile and the
wave functions within a 9nrn thick strained Si channel by ID Poisson-Schrodinger
solutions. Due to quantum confinement. the peak electron concentration appears
close to the middle of the channel and the shape of the electron distribution and
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the sheet carrier density within the channel depends on the width and the depth
of the quantum well. The depth of the well may be varied by changing the Ge
content within SiGe layers but too high Ge content causes the problems of layer
growth. The width of the quantum well, i. e., the thickness of the channel, needs
to be properly chosen. Although the peak concentration increases with decreasing
channel thickness, the sheet carrier density in the channel reduces. On the other
hand, a too large channel thickness causes carriers to move away from the gate
which increases output conductance gds' The channel thickness is also limited by
the critical thickness which decreases as the Ge content in the adjacent SiGe layers
increases.
The aim of the optimization in the vertical structure is to maximize the sheet
carrier density in the channel and maintain a good gate control over the channel. ME
defined by equation (4.25) is appropriate to evaluate the gate control OIl the channel.
The gate-to-channel separation requires a careful consideration in order to suppress
the SCE introduced by the gate length scaling. The gate-to-channel separation is
sum of the thicknesses of the Si and SiGe cap layers, the SiGe doping layer and the
SiGe spacer layer. Reducing the Si and the SiGe cap layer thicknesses improves the
control of the gate on the device. However, reducing the SiGe cap layer thickness
leads to an increase in parasitic conduction within the Si cap. Shrinking the SiGe
spacer layer increases the ME and the sheet carrier density in the channel but also
reduces the mobility within the channel due to an increase of remote ionized impurity
scattering. Varying the thickness of the doping layer and their doping concentration
changes 1161] the capability of supplying carriers into the channel.
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Figure 4.17: Effects of the front supply layer thickness and the doping concentration
on the modulation efficiency and the sheet carrier density in the channel (the sheet
carrier densities plotted in the second figure are extracted at the ME-O.S within
the first figure)
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Fig. 4.17 illustrates the effects of the thickness and the doping concentration in
the front SiGe doping supply layer on the modulation efficiency which was obtained
from the 2D simulator .\1EDICI. To illustrate the effects on the carrier density in
the channel the sheet carrier densities are also extracted from Fig. 4.17 at ME -0.8
(as an example) and plotted in the same figure as a function of the layer thickness
and the doping level. It can be seen from Fig. 4.17 that reducing the doping con-
centration in the front doping supply layer or decreasing the thickness of this layer
decreases the sheet carrier density in the channel and causes a slightly sharper fall
off of the ME as the gate voltage is increased. This leads to a reduced gate oper-
ation range. However, a too high doping concentration may induce severe mobility
reduction in the channel and possibly increase the parasitic carrier density in the
layers above the channel.
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The reduction in gm (see Fig. 4.11) limits iT during the gate length scaling.
However, this negative effect may be partially offseted by the reduction of the gate-
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to-channel separation, d [551. The RF characteristics versus gate length with a
reduced d is presented in Fig. 4.18. The reduction of the d decreases the intrinsic
capacitance (the sum of Cgs and Cgd) and results in an improved RF performance
when compared to RF performance in Fig. 4.15.
It is therefore necessary to optimize the both lateral and vertical architectures in
order to achieve RF performance improvements in sub-lOO nm devices. Nevertheless,
parasitic effects become increasingly important with decreasing gate lengths, which
together with the 2-D effects, limit improvement of the device performance.
4.5 Impact of Different Device Designs on Linearity
The optimization of Si/SiGe MODFET device geometry is necessary in order to
achieve an improved performance by having better quantum confinement and high
modulation efficiency which help to achieve high density and high mobility of carriers
in the channel. However, the existence of low-mobility parasitic conduction paths
in these devices limits device performance and range of operation. At high current
levels, the carrier density in the low mobility slab doping layers above the channel
increases, screening further modulation of the channel carrier concentration, which
in turn limits device linearity and also degrades device performance.
This section discusses the impact of different device designs on linearity. The
simulations are based on the calibration in respect of the 70 nm n-type Daimler
Chrysler strained Si/SiGe MODFET given in section 4.3.2. The figure of merit for
linearity, PIP3, defined by equation (4.21), is used. A larger PIP3 means better
linearity, i.e., a wide device operation range featuring small intermodulation distor-
tions.
4.5.1 Impact of the Device Geometry
The gate-to-channel distance, d, is the key parameter which affects the gate control
on the conduction layers. The decrease of d helps to achieve a high transconductance
and better RF performance. However, small gate-to-channel separations degrade
device linearity by compressing the transconductance characteristics. As shown in
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Fig. 4.19, the devices with small gate-to-channel separations have a lower PIP3
representing worse linearity performance. However their larger transconductances
result in higher RF performance as discussed in section 4.4.
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Figure 4.19: The device PIP3 and transconductance gm (the inset) characteristics
with different gate-to-channel distances
The lateral device design also affects linearity. The source-drain distance is larger
than the physical gate length which helps to reduce the gate-to-contact parasitic ca-
pacitances and increase the breakdown voltage. The transconductance is sensitive
to the changes of lateral dimensions as they affect the series resistance. The source
series resistance changes the shape of the ID- VC characteristics and therefore af-
fects linearity. Fig. 4.20 shows that although increasing the source-gate separation
degrades the transconductance and drive current, it flattens the transconductance
characteristics and does help to improve the linearity. The reduction of gm due to
the large Lgs degrades RF performance, as shown in Fig. 4.14 in section 4.4.
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Figure 4.21: The device PIP3 characteristics with different gate length Lg
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When the device is scaled laterally, the RF performance is improved as illustrated
in Fig. 4.15. unfortunately, the gate length scaling doesn't help in obtaining a better
linearity. For conventional C~OS devices [162]' PIP3 starts to decrease when the
device is scaled into the deep submicron regime and eventually rises at very small
gate length «100 nm). In this simulation work, the modulation doped device
behaves similarly to the traditional .\I10SFET as illustrated in Fig. 4.21.
The simulations have preserved the vertical structure, mobility, series resistance
and saturation velocity during the scaling. If the vertical scaling is also considered,
the RF performance may increase even more (see Fig. 4.18) while device linearity
will decrease due to a smaller gate-to-channel separation.
4.5.2 Channel Doping Strategies
Source Contact
Si Cap Layer
SiGe Cap Layer DCFET MODFET
-t-
u:doped j doped
: I! I I I I
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Si Channel
-1
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doped or undoped
undoped
undoped I doped
Graded SiGe buffer (5%-45%)
Si Substrate
Figure 4.22: Illustrations of studied :\10DFET and DCFET (half)
The existence of parallel parasitic conduction paths in MODFETs is the major
factor affecting linearity. The carriers supplied by the side doping layers may move
from the channel to the low mobility parasitic conduction path at high gate voltages,
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which narrows the transconductance peak and reduces the linearity. Existing work
on III- V HE~lTs has suggested that the introduction of channel doping improves
linearity [1631. Transferring this idea into Si/SiGe .'v10DFETs, it is also expected
to have an increased linearity due to the doped channel. When compared with the
side doped devices. the carriers in the doped channel devices stay in the channel for
a larger range of gate voltages, which flattens the transconductance characteristics
and improve the linearity.
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Figure 4.23: The comparison of device transconductance characteristics between
structure A (undoped channel ~ODFET), structure B (doped channel YIODFET)
and structure C (DCFET)
In this work, three different devices with identical layer structures have been
studied (illustrated in Fig. 4.22). Structure A is the original YIODFET used in
the calibration process (de icribed in section 4.3.2) with the double side SiGe doping
layers and an undoped channel. Structure B is the .\10DFET with a reduced side
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doping above the channel compensated by an equivalent amount of channel doping
of 1x 1018 cm". Structure C is the doped channel FET (DCFET) without the side
doping and with a channel doping of 6 x 1018 cm:'. The doping is limited to the
central 5 nm of the channel, as illustrated in Fig. 4.22.
Figs. 4.23 and 4.24 show that the linearity of doped channel devices is distinctly
improved compared to that of undoped channel devices while the undoped channel
devices have a higher drive current.
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Figure 4.24: The comparison of PIP3 between structure A (undoped channel MOD-
FET), structure B (doped channel ~ODFET) and structure C (DCFET)
For FET -type amplifiers under small signal operation, distortion related to IlOIl-
linearities in the transconductance, gm, is complemented by distortions associated
with nonlinearitie in the coupling capacitances. Cg5) Cgd and Cds' From transient
simulations, the voltage dependence of these intrinsic small-signal equivalent circuit
parameters (see Fig. 4.2) have been extracted and compared between structure A
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(~10DFET) and structure C (DCFET), shown in Fig. 4.25. It can be seen from
the figure that across a large gate operation range the capacitances of structure C
exhibit a greater linearity than that of structure A which contributes to the high
linearity of doped channel ~10DFETs.
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Figure 4.25: The comparison of intrinsic capaci tances between structure A (undoped
channel ~ODFET) and structure C (DCFET) at VD-1.5 V
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However, figures 4.23 and 4.24 show that the drive current and the peak transcon-
ductance of doped channel ~10DFETs are much smaller than that of undoped chan-
nel devices due to the lower mobility within the channel. Although the doping in
the channel provides a high sheet carrier density, the mobility is significantly lower
than that of the undoped channel due to strong ionized impurity scattering. By
solving Poi' .ou's equation in l-D , the sheet carrier densities, TIs, in the channel,
drain current, ID, transconductance, gm, intrinsic capacitance, Cgs-Cgd, and intrin-
sic IT at Vc 0.4 V have been obtained and summarized in Table 4.1. Even with a
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Table 4.1: Comparisons of sheet carrier density in the channel n, (x 1012 cm"),
ID (x 10-4 A/ JLm), gm (mS/mm), intrinsic capacitance (fF) and intrinsic iT (GHz)
between the doped and undoped channel devices
I I ti, I ID I gm [ Cgs+Cgd [ [r I
Structure A 2.18 2.8 231 27.7 83.8
Structure C 1.91 1.4 156 18.9 69.7
much lowered gm, the doped channel MODFET achieved a relatively high intrinsic
cut-off frequency [r because of the reduced gate capacitance Cgs+Cgd.
4.6 Summary
Based on the calibration in respect of a 0.25 JLmand a 70 nm n-type buried strained
Si channel Si/SiGe MODFETs fabricated by Daimler Chrysler, the RF performance
and linearity in various Si/SiGe MODFETs architectures have been studied in this
chapter. Qualitative analysis and numerical simulations indicate that the RF per-
formance and linearity are sensitive to both lateral and vertical device designs, es-
pecially to Lg, Lds, Lgs, to the gate-to-channel separation d (which depends on the
thickness of each layer) and to the doping concentrations in the SiGe doping supply
layer and the channel. The gate-to-channel separation and gate to source/drain dis-
tances are found to have a significant but opposite effects on the device performance
and linearity. The doping in the supply layers need to be properly adjusted in order
to obtain a high sheet carrier density in the channel and to achieve a higher mod-
ulation efficiency. The doped channel device exhibits the best linearity but at the
expense of the reduced drive current, transconductance and RF performance. The
simulations also show that scaling helps to improve RF performance but slightly
reduces device linearity. Trade-off designs are necessary for specific RF and/or high
linearity applications.
In this chapter, the comprehensive design considerations of Si/SiGe MODFETs
originate from the multi-layer structure of their III- V counterparts and the strained
Si/SiGe heterostructure. However, the most commonly studied devices of the strained
Si on relaxed SiGe heterostructure is its implementation in the structure of conven-
tional MOSFETs for CMOS applications which is addressed in next chapter.
Chapter 5
Scaling Study of Strained Si
MOSFETs for CMOS Applications
Sub-lOO nm surface channel strained SijSiGe MOSFETs for CMOS applications
have been reported with notable performance enhancements for both n- and p-
MOSFETs when compared to conventional Si MOSFETs (discussed in Chapter 2).
The performance enhancements are mainly due to strain-induced carrier-mobility
enhancement within the strained Si channel and reduced interface roughness scat-
tering in strained Si MOSFETs. However, high strain (>30% Ge content in the
buffer) is necessary for strained Si p-type MOS applications in order to obtain a
larger hole mobility enhancement (see Fig. 2.4) and match the performance en-
hancement of n-type strained Si MOSFETs. Moreover, the type II strained Si on
relaxed SiGe heterostructure used in the surface channel p-type strained Si MOS-
FETs (see Fig. 2.1) leads to a parasitic conduction path in the low-mobility relaxed
SiGe layer.
In this chapter, extended drift diffusion and hydrodynamic models are used to
investigate the performance dependence of p-type strained Si MOSFETs and the
scaling properties of the strained Si CMOS technology. The simulations are based
on careful calibrations with respect to the sub-LOunm n- and p-type strained SijSiGe
MOSFETs reported by Rim et al. 12l,3lJ. The calibrated device structures are then
scaled down to 35 nrn physical gate lengths to evaluate the potential device and
circuit behaviours. The 2D device simulations carried out with MEDICI are COHl-
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plemented with an understanding of the carrier transport of strained Si using Monte
Carlo simulations and the parameters associated with the SijSiGe heterostructure
given in Chapter 3.
5.1 Simulation Models and Device Calibrations
5.1.1 Simulation Models
2D drift-diffusion (0011) and hydrodynamic (HOM) simulations employing MEDICI
are used in this chapter to assess the performance of strained Si based devices and
circuits. The DD~1 simulations are based on the models described in Chapter 4,
incorporating the concentration dependent model for low-field mobility, the perpen-
dicular field dependent mobility model accounting for surface roughness scattering,
and the Caughey-Thomas lateral field dependent model accounting for high field
effects. Details of these mobility models have been addressed in Chapter 4. The
default parameters in MEDICI associated with the SijSiGe heterostructure are mod-
ified based on the analytical expressions given in Chapter 3.
Similar to the quantum confinement in the channel of Si/SiGe MODFETs dis-
cussed in Chapter 4, the surface channel MOSFETs studied in this chapter also
feature a 2-dimensional quantum well when high gate voltages are applied. An ex-
ample of the quantum mechanical effects on the electron distribution in the inversion
layer of Si MOSFETs is illustrated in Fig 5.1, which is obtained from Greg Snider's
ID Poisson-Schrodinger solver l28j. It is evident that the quantum confinement in
the inversion layer causes a positional shift of the peak electron concentration about
1nm away from the Si/Si02 interface. This effect reduces the sheet carrier density
in the channel and effectively induces a threshold voltage shift. The quantum cor-
rection model used for this study is a bandgap widening approach [143J. The model
approximately accounts for both the splitting of energy levels in the conduction band
to higher sub-bands and for a displacement of the carrier concentration away from
the semiconductor-insulator interface. The bandgap of channel material is therefore
widened by an amount 6.Eg,qm, as expressed by [143J:
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Figure 5.1: Electron distributions solved by ID Greg-Snider solver [28] based on the
solutions of Poisson-Boltzmann and Poisson-Schrodinger equations
13 (Esemi)1/3 1 12/3
6Eg,qm = ""n(p) .9 .f3 . 4kT . En(p) (5.1)
where En(p) is the normal electric field at the semiconductor/insulator interface; f3 is
a fitting parameter and by default set to 4.1 x 10-8 evcrn; Esemi is the permittivity
of semiconductor material in the channel; ""n(p) is a fitting parameter accounting
for the effect of quantized levels above the ground state and by default set to 1.0
for silicon in .\I1EDICI. The value of 6Eg,qm is then used to calculate the corrected
intrinsic carrier concentration at the interface:
(
6Eg,qm)ni,qm = ni,conv exp - 2kT (5.2)
where ni,conv is the conventional intrinsic carrier concentration at the semiconduc-
tor/insulator interface without taking into account quantum mechanical affects.
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In addition to the drift-diffusion model discussed in Chapter 4, this chapter
also uses hydrodynamic device simulations which approximate the non-equilibrium
transport due to local carrier heating at high electric fields. The hydrodynamic
model includes the drift-diffusion transport model described by equation (4.1)-(4.3)
and the energy balance equation from the second-order moment of the Boltzmann
equation. Instead of equations (5.3) and (5.4) used in DD~, the following equations
are employed for solving the current densities Jn and Jp [143].
(5.3)
(5.4)
where Un and up represent the electron and hole thermal voltages kTn/ q and kTp/ q
respectively (Tn and Tp are the electron and hole temperatures). Neglecting carrier
generation and recombination, the energy balance equations for electrons and holes
may be expressed by [143J:
(5.5)
- - _ 1- - 3 [ Up - Uo 8(PUp)]\7 • Sp - - Jp • E - - P + a
q 2 ~ t
where Uo represents the lattice thermal voltage kTo/ q (To is the lattice temperature);
(5.6)
"« and T» denote the electron and hole energy relaxation times and may be obtained
from Monte Carlo simulations; Sn and Sp represent the electron and hole energy
flow densities and are given by [143]:
(5.7)
(5.8)
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The determined carrier temperature distributions make it possible to more ac-
curately model the real carrier transport. In this case, the Caughey-Thomas field
dependent mobility model, given by equation (5.9) for the DDM simulations, de-
pends on the carrier and lattice temperatures and the carrier energy relaxation times
and becomes 1143]:
Jl-s,n(p) (5.9)
(5.10)
5.1.2 Device Calibrations of sub-lOOnm Strained Si MOS-
FETs
Using the DDM model, MEDICI simulations are carried out to perform device cali-
brations in respect of sub-WO nm conventional Si and strained Si n-type and p-type
MOSFETs. The calibrated n-type devices have an 80 nm gate length (Lg) and a 2.2
nm thick gate oxide (tox) for both Si and strained Si MOSFETs and a relaxed SiGe
virtual substrate with 15% Ge content is used in the strained Si device 131J. Both
calibrated p-type Si and strained Si MOSFETs have a 90 nm gate length (Lg) and a
2.8 nm thick gate oxide (tox), and the strained Si device uses a relaxed SiGe virtual
substrate with 28% Ge content 121J. The device structure of the n-type strained Si
MOSFET is illustrated in Fig. 5.2. The p-type strained Si MOSFET has the same
schematic as the n-type strained Si device. The vertical band diagram of the device
is also plotted in Fig. 5.2. The band offsets at the type-II Si/SiGe hetero-interface
enable the electron confinement in the strained Si layer, but lead to a parasitic con-
duction path for holes in the low-mobility SiGe layer. The Si devices are assumed
to have the same physical dimensions and identical source/drain doping profiles as
their strained Si counterparts. Channel doping profiles between the Si and strained
Si MOSFETs are slightly different due to the different diffusion rates of dopants in
Si and in SiGe 174,751, although the same process conditions are assumed for both
devices.
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Figure 5.2: Schematic of strained Si MOSFET and band diagram along the middle
of the device
The calibrations against the experimental data of these devices are based on
the methodology described in Chapter 4. The calibration uses a single retrograde
well doping and a n-type heavily doped poly-Si gate for both Si and strained Si
:v10SFETs. Gaussian distribution based analytical profiles are used to reproduce the
source, drain and channel doping distributions. An illustration of the doping profiles
in the devices is shown in Fig. 5.3. Assuming a symmetric doping distribution in the
lateral direction (x-direction) and setting up a x - y coordinate in the device (shown
in Fig. 5.3), the doping concentration at a mesh point (x, y) may be expressed by a
sum of several 2D analytical profiles:
(5.11)
J(z) =
exp [_ (~)2]
Zchar
Z < Zmin
1 Zmin < Z < Zmax (5.12)
exp [_ (z-zmax) 2]
Zchar
Z > Zmax
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where SDI is the peak concentration of the n-type doping in the source (or drain)
contact; JYD2 is the peak concentration of the n-type doping in the source (or drain)
extension; .Vsub is the uniform substrate p-type doping; NA is the peak concentration
ofthe p-type channel doping; Jxi and Jyi are the horizontal (x-direction) and vertical
(y-direction) doping variation functions. The general expression of the function J(z)
is given by equation (5.12).
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Figure 5.3: Illustration of the doping profiles within the strained Si MOSFET
A 2D doping distribution may be obtained by expression (5.11) through a com-
bination of .i'.jA, .VD, XchaTl Ychar, Xmin, Xmax, Ymin and Ymax· The source/drain
doping parameters are obtained by matching the expression with the available dop-
ing profiles [71] and the channel doping parameters are calculated by calibrating
with respect to the subthreshold slope and the threshold voltage of the experimen-
tal data. The calibrated doping distribution parameters for both Si and strained Si
MOSFETs are listed in Table 5.1.
5.1. Simulation Models and Device Calibrations 96
Table 0.1: Summary of calibrated doping profiles in the 80 nrn Si and strained Si
n-:\10SFETs
I I Lriits I Si I Strained Si I
s.: cm -3 1 X 1015 1 X 1015
Channel doping: .VA(cm-3) crn-3 3 x 1018 2 X 1018
Channel doping: Ychar nrn 60 50
Channel doping: Ymin/Ymax nrn nrn 30/30 40/40
S D contact doping: SDI ern>' 2 X 10~o 2 X 1020
S D contact doping: Xchar/Ychar nrrr/nm 17/25 17/25
S D contact doping: Xmin/ Xmax nrn/nrn 100/ i; 100/ i;
S D contact doping: Ymin/Ymax nrn/nrn 2/2 2/2
S D extension doping: .\'D2 crn ":' 2.5 X 1020 2.5 X 1020
S D extension doping: Xchar/Ychar nrn nrn 9/14 9/14
is D exten 'ion doping: Xmin/ Xmax nrn nrn 47/Lx 47/Lx
S D extension doping: Ymin/Ymax nrn nrn 2 2 212
Lx is half of the total length in the x-direction of the simulated devices
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Figure 5.4: Calibrated ID- Vc characteristics of the 80 urn gate length Si and strained
Si u-~OSFETs
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Fig. 5.4 illustrates the calibrated ID-VG characteristics of the 80 nm gate length
Si and strained Si n-YlOSFETs. The simulated ID-VG characteristics agree with the
experimental data across whole device operation range for both Si and strained Si
devices. A 200 mY threshold voltage difference is observed between the two MOS-
FETs which is due to the change of band structure of strained Si and the suppressed
Boron diffusion of the channel doping within the strained Si ~OSFET [31,75]. The
successful calibrations of both Si and strained Si :JOSFETs indicate that the repro-
duction of the device structures and the doping profiles provides reliable information
for later simulation studies.
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Figure 5.5: Calibrated ID-VD characteristics of the 80 urn gate length Si n-MOSFET
If we define an effective gate length (LeJJ) as the distance between the points
where the source/drain doping falls to 2 x 1019 crn-3 [164], the effective gate length
of the 80 nm gate length Si and strained Si MOSFETs is about 67 nm. Using ID- Vc
characteristics, we may also define a threshold voltage VT as the gate voltage at which
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the drain current equals Le!! X 1O-7A/ /-lm at low drain voltage (50 mY) [165]. The
extracted threshold voltage is 0.52 V in the Si :\10SFET and 0.32 V in the strained Si
YIOSFET. The extracted subthreshold slope, which is defined as S = (d(I~'V;ID)-l
[165], is 86.7 mV decade for the Si :\10SFET and 88.3 mV/decade for the strained
Si ~10SFET. These values indicate well controlled short channel effects in both
devices. The drive current enhancement of the strained Si .\10SFET, compared to
the Si device, is around 35% [31] at the same gate overdrive VC-VT-l.O V. Figs. 5.5
and 5.6 plot the calibrated ID- VD characteristics of the Si and strained Si .\10SFETs.
Consistent with the ID- Vc characteristics, the simulated ID- VD device characteristics
agree with the experimental data throughout the whole range of device operation
giving even more confidence to the calibration.
200
50
150
,.-..,
1
'---"
Cl 100-
V
T
=O.32V
V
G
-V
T
=(O.2V,0.4V,O.6V,O.8V,1.OY)
O~~~--~--~--r-~r--.--~---.--~---r--~--~
0.0 0.2 0.4 0.6
VD (V)
0.8 1.0 1.2
Figure 5.6: Calibrated ID-VD characteristics of the 80 nrn gate length strained Si
n-:\10SFET
The calibrations of the 90 nrn Si and strained Si p-type .\10SFETs follow the same
methodology as that of the n-type :v10SFETs. The devices have the same effective
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gate length of about 67 nrn. Fig. 5.7 illustrates the simulated ID-VC characteristics
of both devices, compared to experimental data from [21]. Slight discrepancies in
the subthreshold region of both devices shown in Fig. 5.7 may be due to the lack of
reliable information concerning the doping profiles. The doping distributions used
for the initial guess of the calibration are based on the information of the calibrated
n-type devices. The extracted subthreshold slope S is approximately 92 mY/decade
for both the Si and strained Si ~fOSFETs. The extracted threshold voltage VT is
approximately -0.35 V for the Si ~fOSFET and -0.3 Y for the strained Si MOSFETs.
The small difference in the threshold voltages between the p-type Si and strained
MOSFETs, compared to that of n-type devices, benefits from the smaller change
of the band energy level in the valence band of strained Si and the small difference
of the channel doping distributions between the Si and strained Si devices. The
strained Si ~10SFET delivers about 10% drive current enhancement over the Si
MOSFET. Table 5.2 summarizes the calibrated doping distributions parameters for
the 90 mn Si and strained Si p-Yl0SFETs.
Table 5.2: Summary of calibrated doping profiles for the 90 nm Si and strained Si
p-MOSFETs
I I Cnits I Si I Strained Si I
s.: ern ·3 1 x 1015 1 X 1015
Channel doping: N A (em -;j) cm :" 2 X IOu; 2.15 X 1018
Channel doping: Ychar nm 80 80
Channel doping: Ymin/Ymax nrri/nm 35/35 35/35
SID contact doping: ND ern -3 2 x 1020 2 x 10-w-
SID contact doping: Xchar/Ychar nrrr/nm 21/30 21/30
S/ D contact doping: Xmin / Xmax nm/rim 110/ t.; 110/ Lx
SID contact doping: Ymin/Ymax nm/nm 2/2 2/2
SID extension doping: ND cm-a 2.5 x 1020 2.5 X 1021)
SiD extension doping: Xchar/Ychar nrrr/nrn 10/14 10/14
SID extension doping: Xmin/Xmax nrri/nm 45/Lx 45/Lx
SID extension doping: Ymin/Ymax nrrr/nm 2/2 2/2
L, is half of the total length in the x-direction of the simulated devices
Based on the calibrations in respect of the 80 nm n-type Si and strained Si
MOSFETs and the 90 nrn p-type Si and strained Si MOSFETs, more extensive
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Figure 5.7: Calibrated ID- Vc characteristics of the 90 nm gate length Si and strained
Si p-~OSFETs
work may now be carried out to assess the behaviour of sub-lOO nm strained Si
.\iOSFETs for CMOS applications.
5.2 Impact of Parasitic Channel in p-type Strained
Si MOSFETs
As discussed in Chapter 2, to balance the performance between the n-type and p-
type devices for CMOS applications, a high Ge content may be required for p-type
strained Si MOSFETs. However, one problem of the strained SijSiGe heterostruc-
ture for p-type MOSFET applications is that the valence band offset tends to confine
holes in the low mobility SiGe layer (see Fig. 2.1), affecting the device characteris-
tics and increasing the leakage current. Fig. 5.8 compares the hole distribution and
valence band profile for a range of uniform substrate doping levels obtained from
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the Greg-Snider I-D Poisson-Schrcdinger solver [28]. It is clear that the increase
in the substrate doping suppresses the hole population within the Sio.65Geo.35layer.
When SA exceeds 1017 ern":', the hole distribution in the parasitic channel (SiGe
layer) becomes negligible.
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Figure 5.8: Hole distributions and valence band profile in the channel for a range of
uniform substrate dopings obtained using 1-D Pcisson-Schrodinger solutions (sheet
densities in the channel ns 1 x 1012 cm -2)
The hole density may also be reduced by lowering the Ge concentration of the
SiGe buffer. However, it is crucial to maintain a high Ge concentration in the
buffer as the performance improvement of strained Si YlOSFET is rapidly reduced
at high VG. For example, in the calibrated 90 nm p-type strained Si MOSFET,
the mobility enhancement of strained Si on Sio.72Geo.28drops from a maximum
of 45% and disappears at the vertical effective field approaching to 1 MV/em [21].
Therefore, a high Ge concentration in the SiGe buffer is required to achieve mobility
enhancement at high electric fields.
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Figure 5.9: Sheet carrier densities in the channel and the SiGe buffer layer with dif-
ferent Ge concentrations as a function of gate voltage obtained using a I-D Poisson-
Schrodinger solver (assuming a uniform substrate doping ND-l x 1017 cm-3)
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Fig. 5.9 shows the sheet carrier densities in the strained Si and SiGe layers for
three different Ge concentrations in the buffer. At high gate voltages, the carrier
density in the SiGe buffer becomes negligible compared to that in the channel.
At low gate bias, although increasing the Ge content increases hole concentration
at the buffer-channel interface, it remains smaller than the hole concentration in
the strained Si channel due to the high channel doping and does not compromise
the subthreshold leakage. using HD~ device simulations, Fig. 5.10 illustrates
the simulated ID-Vc characteristics of devices with different Ge concentrations. The
hole energy relaxation times, used in the HDY1simulations and obtained from Monte
Carlo, are 0.2 ps, 0.69 ps, 0.81 ps and 0.9 ps for strained Si on relaxed SiGe with
Ge content of 0% (bulk Si), 28%, 35% and 40%, respectively.
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Figure 5.10: Simulated ID-VC characteristics of 90 nm strained Si YIOSFETs with
different Ge contents in the buffer; the inset is the extracted effective mobility from
the simulation'
In the simulations, the mobility models have been calibrated to obtain the same
effective mobility enhancement factors as available experimental data [72] which is
around 2 for 35% Ge content and around 2.25 for 40% Ge content at the effective
electric field Ee!! 0.5 ~V / em, and around 2 for 40% Ge content at Eeff-0.6
YlY cm. The inset of Fig. 5.10 shows the extracted effective mobilities from the
YlEDICI simulations. Extractions of the effective mobility /-Le!! and the the effective
electric field Ee!! are based on the theory used by Currie et al. [110J. At small VD
(50 mY in this case), Ee!! is calculated from Ee!! = Eox€ox-;~-7))Q,,,v and /-Le!! is
extracted from /-Lef! = WCoX(~G~VT)VD' In these expressions, Eax is assumed to be
equal to VC/tax; Qmv is the inversion layer charge taken as Cax(VC - VT); fox and ES
are the dielectric constants of the oxide and the semiconductor (strained Si in this
case); T} is a fitting parameter and typically set to 1/3 for holes in order to attain
the universal mobility behaviour; L and TV are the device effective gate length and
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the device width respectively; Cox is the effective gate oxide capacitance and taken
as Eox/tinv; tinv is the equivalent oxide thickness which equals to the sum of the
physical gate oxide thickness (tax) and the equivalent oxide thickness contributed by
the inversion layer.
In Fig. 5.10, the subthreshold slope is only weakly affected by the Ge content of
the SiGe buffer, indicating that the high channel doping (>1017 cm-3) suppresses
the effect of the parasitic channel. The threshold voltage (VT) shift in the same
figure comes from the change in the valence band offset. The increase in saturation
current with increasing Ge content at Vc-VT-l V (which shows a 10% increase for
a Ge content of 28%; a ",,30% increase for Ge content of 35% and a ",,50% increase
for a Ge content of 40%) is due to the higher sheet carrier density (see Fig. 5.9)
and enhanced hole transport. However, it has been speculated that increased misfit
dislocation density may affect the mobility enhancement with Ge content above
40% IllOI.
It is therefore concluded that for sub-lOO nrn p-type MOSFETs, a buffer Ge
content between 30% and 40% is suitable in conjunction with high doping (»1017
em-3) in the channel region in order to suppress parasitic conduction.
5.3 Device Behaviour of Scaled Strained Si MOS-
FETs
5.3.1 Scaling of n-type and p-type strained Si MOSFETs
After successful calibrations of the sub-lOO nm n-type and p-type strained Si MOS-
FETs, it is possible to investigate the scalability of these devices with a single retro-
grade channel doping. The calibrated n-type and p-type devices both have effective
gate lengths of around 67 nm, which corresponds to the in-production 130 nm tech-
nology node in the ITRS roadmap [11. Using the drift-diffusion device simulations,
these devices are scaled down to 45 nm, 35 nm and 25 nm effective gate lengths,
corresponding to the 100 nm (which appeared in 2003), 80 IlIIl (expected in 2005)
and 65 nm (expected in 2007) technology nodes [11 respectively. The scaling study
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is based on the generalized scaling rule [165], which allows different scaling factors
for power supply voltage and device dimensions. A simple description of the scaling
rule is given below [1651.
Assuming that the electric field intensity changes by a factor of 0: and the device
physical dimensions scale down by a factor of K (K> 1), the potential will change by
a factor of Q/ K. Therefore, both the vertical and the lateral electric fields change
by the same multiplication factor so that the shape of the electric field pattern is
preserved. Moreover, the doping concentrations must be scaled up by a factor of
o« to control the depletion region depth and avoid short-channel effects due to the
higher electric field. This assures sufficient control of 2-D effects when scaling to
smaller dimensions.
As a result, the circuit delay scales down by a factor between K and QK, depending
on the degree of velocity saturation. The scaling factor of the power-delay product
per circuit is 0:2/ K3. However, the main problems of the generalized scaling are the
increase of electric field by a factor of Q, which causes reliability concerns, and the
increase of power density by a factor of Q2 to Q3, which leads to problems in chip
packaging.
In this study, the channel doping concentrations of the calibrated 80 nm n-type
and 90 mn p-type strained Si ~OSFETs have been changed in order to match
the threshold voltages of their conventional Si counterparts and enable fair com-
parisons of devices and circuits. During the scaling processes, the same geometry
and source/drain doping profiles are assumed for both conventional and strained Si
~10SFETs. The scalings of these threshold voltage matched (Vr-matched) n-type
and p-type conventional Si and strained Si ~OSFETs are summarized in Tables 5.3
and 5.4.
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Table 5.3: Scaling summary of the n-type VT-rnatched conventional Si and strained
Si MOSFETs
I Gate length L9 (nm) I 80 I 65 I 45 I 35 I
Effective gate length Leff (nm) 67 45 35 21
Supply voltage V DD (V) 1.2 1.1 1.0 0.9
Gate oxide thickness tox (nm) 2.2 1.8 1.4 1.1
SOE junction depth Xj2 (nm) 31 25 20 17
SOE doping abruptness Xjs (nm/decade) 15 12 9.5 8
Spacer width (mu) 60 40 32 25
Threshold voltage Si 0.56 0.49 0.42 0.35
V T (V) at VD~50mV Strained Si 0.56 0.49 0.42 0.35
Threshold voltage roll off Si 58 70 90 110
~VT (mV) Strained Si 50 58 75 95
On Current Si 322 380 450 525
lun (A/m) at VD~ Vc- V DD Strained Si 400 480 550 647
Off Current Si 1.39 12 203 3300
loll (pA/ J.Lm)at VD- V DD Strained Si 1.56 13 147 2570
Subthreshold slope Si 85.3 85.2 87.6 92.2
5 (mV /decade] at VD-- V DD Strained Si 86.7 86 87.4 89.8
Table 5.4: Scaling summary of the p-type Vr-matched conventional Si and strained
Si MOSFETs
I Gate length L9 (nm) I 90 I 65 I 45 I 35 I
Effective gate length Leff (nm) 67 45 35 22
Supply voltage V DD (V) -1.2 -1.1 -1.0 -0.9
Gate oxide thickness tox (nrn) 2.8 2 1.4 1.1
SOE junction depth Xj2 (nm) 33 25 20 16
SOE doping abruptness Xjs (mn/decade) 16 12 9.5 8
Spacer width (nm) 65 45 35 30
Threshold voltage Si -0.55 -0.47 -0.41 -0.34
V T (V) at VD--50mV Strained Si -0.55 -0.47 -0.41 -0.34
Threshold voltage roll off Si 130 120 110 110
~VT (mV) Strained Si 120 110 105 100
On Current Si 149 168 200 240
t.; (A/m) at VD- Vc- V DD Strained Si 160 190 225 262
Off Current Si 44 100 519 6120
lofl (pA/ J.Lm)at VD- V DD Strained Si 38 93 490 4300
Subthreshold slope Si 91.9 88.9 88.9 94.8
S (mV/decade) at VD- V DD Strained Si 91.8 88.4 87.3 90.8
The device structure parameters listed in Tables 5.3 and 5.4 may be referred to
Fig. 5.3. SOE in the tables stands for the source/drain extension shown in Fig. 5.3.
SOE doping abruptness, Xjs, is defined as the vertical abruptness of the SDE doping.
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The scaling processes decrease all the lateral and vertical device dimensions, while
increasing the doping concentrations and leading to abrupt junctions. Although the
abrupt (with xjs-8 nm/decade) and shallow (with xj2-16 nm) SDE junctions in
the scaled 35nm devices is achievable in modern CMOS technology [166], they may
degrade the drive current due to increased external resistance and poor SDE to gate
coupling [167]. Therefore, in reality, such device structure with single retrograde
channel doping is not recommended for ultra small devices [1].
As summarized in Tables 5.3 and 5.4, the conventional and strained Si devices
show similar behaviour in the subthreshold regime during the scaling process. The
devices behave reasonably well across all gate lengths studied, with subthreshold
slopes of 87-100 m\,/decade and threshold voltage roll off of 50-130 mY. The off-
state currents of the scaled devices are lower than the requirements set out in the
ITRS road map II]. This indicates that such device structure with single retrograde
channel doping may be scaled down to 35 nm gate length with well controlled short
channel effects. The drive current enhancement factors, i.e., the ratio between the on
currents of the strained Si ~10SFETs and the conventional Si MOSFETs, remain the
same during the scaling for both n-type and p-type devices. This is because although
the DD~1 model used here is able to predict the subthreshold device behaviours, it
doesn't account for the increasing non-equilibrium transport when scaling the device
down. Therefore, extended device simulations with more appropriate models, such
as the hydrodynamic model and Monte Carlo, are required to fully estimate the
device performance of the scaled devices.
5.3.2 Hydrodynamic device simulations of scaled p-type strained
Si MOSFETs
In contrast to the successfully demonstration of n-type strained Si MOSFET with
gate length down to 25 nm regime 1231,little information is available on the per-
formance of scaled p-type strained Si ~10SFETs with gate length less than 50 nm.
From Table 5.4, the predicted drive current enhancement of the scaled 35 nm p-type
strained Si ~lOSFET over the Si ~10SFET is only around 10%, which is similar to
the enhancement observed in the original 90nm gate length devices. However, when
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considering non-equilibrium transport which the DDYI model cannot account for,
a greater performance enhancement in the scaled strained Si MOSFETs is to be
expected. Here, based on the scaling scenario described in Table 5.4, hydrodynamic
simulations are carried out to assess the scaling properties of sub-lOO nm strained Si
p-channel ~10SFETs. The hole energy relaxation times, used in the HD:vI simula-
tions and obtained from Monte Carlo, are 0.2 ps and 0.69 ps for bulk Si and strained
Si on relaxed SiGe with Ge content of 28% respectively.
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Figure 5.11: The low drain currents of Si control and strained Si MOSFETs as a
function of gate length (scaling from 90 nm); the inset shows the high drain on
current increase of scaled Si and strained Si MOSFETs as a function of gate length
compared to the 90 nm devices
Fig. 5.11 plots the simulated device characteristics at low drain voltage and the
scaling induced current increase at high drain bias as a function of gate length. It
is seen from the figure that the high drain current increases during the scaling for
both sets of devices and the current enhancement factor of strained Si MOSFETs
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(over conventional Si MOSFETs) increases by 10% when the gate length is scaled
from 90 nm to 35nm. This is due to appreciable velocity overshoot in the strained
Si devices as a result of the increased hole relaxation time in strained Si, which is
not observed in the results predicted in Table 5.4, where the DDM model is applied.
Note that the strained Si layer thickness is kept unchanged since simulations show
that variation of the strained Si layer thickness from 5 nm to 15 nm has negligible
effects on the ID -Vc characteristics.
In such device structures with a single retrograde channel doping, following the
scaling rule, the channel doping and the source/drain doping concentration increase
very rapidly. The scaling up of doping concentrations, which is limited by the solid
solubility of corresponding dopants [165], increases the electric field and reduces
the carrier mobility. As an alternative, the well-tempered MOSFET is a promising
structure that enables scaling into decananometer regime with appropriate sup-
pression of short channel effects [1681. Instead of using retrograde channel doping,
as in the conventional ~10SFET structure investigated so far, the well-tempered
MOSFET adopts halo implants around the source/drain regions providing a raised
source-to-drain barrier to suppress DIBL. The basic Si device structures simulated
here are taken from the n-type 50 nm and 25 nm effective gate length MOSFETs by
MIT [1681,with appropriate modifications for the p-type devices. The halo dopings
have been modified to obtain reasonable threshold voltages and a 10 nm strained
Si layer on a relaxed Sio.72Geo.28substrate is used to realize the strained Si p-type
well-tempered MOSFET, as illustrated in Fig. 5.12.
Table 5.5 presents the proposed device parameters and the simulated results of
the well-tempered conventional Si and strained Si MOSFETs. As can be seen from
the table, the proposed well-tempered devices offer comparable device performance
improvement to the calibrated ~10SFET structures studied beforehand. The sub-
threshold slope varies from 89 to 110 mY/decade and the threshold voltage roll off
degrades to 200 mY in the 25 IlIll device. However, the off current of the 25 nm
strained Si MOSFET (0.09 pA/ pIll) is slightly higher than the value (0.07pA/ pm)
set out in the ITRS roadrnap [11. When considering further device scaling, ad-
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Si substrate
SiO.72GeO.28 graded buffer
Figure 5.12: Schematic of the simulated p-type well-tempered strained Si .\10SFET
ditional well and pocket engineering may be required in order to minimize short
channel effects.
Table 5.5: The device parameters and the simulated results of well-tempered Si and
strained Si :V10SFETs
I Effective gate length LefJ (nm) 50 25
Power supply voltage VDD (V) -1.2 -1.0
SID peak doping NA (cm 3) 2 x 1020 2 X 1020
Halo peak doping N D (cm -0) 0.8 X 1019 1.3X 1019
Gate oxide thickness tax (nm) 2.0 1.5
Junction depth Xj (nm) 37 32
Threshold voltage roll off Si 90 205
~VT (mY) Strained Si 80 200
Subthreshold slope Si 91 109
5 (mY decade) at VD- V DD Strained Si 93 110
Off Current Si 10 1.3x 104
la!! (pA/l1m) at VD- V DD Strained Si 90 9 x 104
On Current Si 200 350
Ion (A/m) at VD- V G- V DD Straiued Si 300 570
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5.4 Circuit Behaviour of Strained Si MOSFETs -
3-Stage Ring Oscillator
Based on the device scaling summarized in Tables 5.3 and 5.4, strained Si based
C~10S circuits are expected to deliver enhanced performance as compared to con-
ventional Si CMOS circuits. Here, a 3-stage ring oscillator (shown in Fig. 5.13) is
used as an example to assess the strained Si CMOS circuit behaviour. In Fig. 5.13,
Wn/ Ln and ~Vp/Lp are the gate width/length ratios for the n- and p-type devices
respectively; CL is the load capacitance. For all circuits simulated here, Wn/Wp is
set to be 1J.llu/2J.lm in order to balance the performance of the n-type and p-type
MOSFETs.
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Figure 5.13: Schematic of C~OS 3-stage ring oscillator (lVn/lVp-1J.lIIl/2J.lm)
Compared to similar work on the performance assessment of strained Si CMOS
using compact modelling 1169], the drift-diffusion model based numerical modelling
is used here to simulate circuits in order to directly obtain reliable information
from discrete devices. Although this approach is more physical than the compact
5.4. Circuit Behaviour of Strained Si MOSFETs - 3-Stage Ring
Oscillator 112
modelling it can only cope with small scale circuits and is not appropriate for
practical circuit simulations. The circuit simulations carried out here are based
on the device scaling study summarized in Tables 5.3 and 5.4. A MEDICI input
file for the circuit shown in Fig. 5.13 may be created by describing the netlist file
of the circuit and including all models directly from the device modelling for those
discrete devices. By performing transient simulations, the MEDICI device simulator
acts as a circuit simulator and outputs circuit characteristics. Fig. 5.14 shows the
circuit characteristics of conventional Si and strained Si C~OS unloaded 3-stage
ring oscillators. The n- and p-type devices are taken from the 67 nm effective gate
length ~OSFETs listed in Tables 5.3 and 5.4. The delay per stage in the strained
Si circuit is about 6.5 ps less than that in the conventional Si circuit, showing a 19%
circuit performance enhancement of the strained Si C~OS in such circuit structure
without load capacitance.
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Figure 5.14: Output circuit characteristics for the 67 nm effective gate length Si and
strained Si CMOS unloaded 3-stage ring oscillators
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Figure 5.15: Circuit delays and power-delay products versus the supply voltage for
the 67 nm Si and strained Si CMOS unloaded 3-stage ring oscillators
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Figure 5.16: Circuit delays versus the load capacitance for the 67 nrn Si and strained
Si CMOS 3-stage ring oscillators
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Fig. 5.15 compares the simulated circuit delays and power-delay products of
the 67 nm conventional Si and strained Si ring oscillators when changing the power
supply voltage VDD. As VDD decreases, the circuit delay of both circuits increase
and the performance of the strained Si CMOS enhances slightly more. However, the
power-delay products of both circuits remain unchanged when varying the power
supply voltages. Fig. 5.16 plots the circuit delays for the 67 nm Si and strained Si
ring oscillators as a function of load capacitance, CL. The increase of the strained
Si circuit delay is slower than that of the conventional Si circuit delay as the load
capacitance increases, indicating that a performance enhancement of more than
19% for the strained Si circuit over the conventional Si circuit is expected in the real
circuits with a realistic load capacitance.
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Figure 5.17: Speed enhancement and power-delay products against the effective gate
length for Si and strained Si C.\tIOS unloaded 3-stage ring oscillators
using the scaled devices with 45 nm, 35 nm and 25 nm effective gate lengths listed
in Tables 5.3 and 5.4, conventional Si and strained Si ring oscillators corresponding to
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these different gate lengths are simulated. By normalizing the circuit delays of these
ring oscillators to that of the 67 nm conventional Si circuit, the speed enhancement
factors of these 3-stage ring oscillators are plotted in Fig. 5.17. It is evident that the
circuit performance improves dramatically when the gate length is scaled down. The
power-delay products of those circuits reduce as scaling down the gate length. Since
the same scaling factors are used for both conventional Si and strained Si MOSFETs
(see Tables 5.3 and 5.4), the circuit delays of both circuits scale by a factor of l/cxl'\:
to 1/1'\:and the power-delay products of both circuits change by a factor of cx2/ 1'\:3,
depending on the degree of velocity saturation l165], in general agreement with the
trends shown in Fig. 5.17.
Si substrate
Figure 5.18: Illustration of simulated strained Si on SiGe on insulator device struc-
ture
To further improve the circuit performance, SOl device structures may be used
in addition to the strained Si technology. Based on the 67 nm effective gate length
devices listed in Tables 5.3 and 5.4, Si02 buried layers are used in the devices to
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form an Sal structure. To make a simple test case, the body thicknesses (the
distance from the Si/Si02 interface to the surface of the buried Si02 layer) of these
conventional Si and strained Si Sal (SSOl) devices are assumed to be the same as
the SID contact junction depth (Xjl in Fig. 5.3). Fig. 5.18 illustrates the formed
67 nm strained Si on SiGe on insulator .\10SFET device structure. The simulated
67 nm conventional Si SOL device structure also has buried Si02 layer in the same
position as that in the SSOl device.
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Figure 5.19: Comparisons of the circuit delays and power-delay products of 67 urn
conventional Si, strained Si, conventional 501 and strained Si 501 CMOS unloaded
3-stage ring oscillators (WnIWp-lp.rn/2p,m)
Fig. 5.19 compares the circuit delays and the power-delay products of the COIl-
ventional bulk Si (Si), strained bulk Si (SSi), conventional SOl (501) and strained
Si SOL (SS01) unloaded 3-!:>tagering-oscillators. It is evident that the 501 circuits
exhibit significant performance enhancements and much lower energy dissipations
over their bulk counterparts. This is due to the reduced junction capacitances and
better controlled short channel effects in the sor structures [170]. The simulated
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501 devices are considered to be operating in a partially depleted (PD) model. In
reality, optimizations are necessary in the 501 device and circuit designs in order to
consider special properties of 501 devices [170], such as the floating body effect.
According to the 2003 edition of ITRS [1], several performance boosters, in-
cluding transport-enhanced FETs (such as strained Si MOSFETs studied in this
work), ultra-thin body 501 FETs, source/drain engineered FETs and multi-gate
FETs, have been proposed and one or more than one of them may be required for
devices beyond the 90 nm technology node in order to sustain the historic annual
increase of intrinsic speed of high-performance MPUs at 17% [11. Source/drain en-
gineering, such as using metallic source and drain electrodes, is required for ultra
scaled devices in order to maintain the source and drain resistance to be a reason-
able fraction ofthe channel resistance [11. Therefore, the scaled devices in this work
may be further optimized to have smaller source/drain resistances and deliver faster
circuit speed. The PD 501 structures simulated in this work may also be further
modified to form a fully depleted (FD) 501 structure and enable extreme device
scaling [1701. Nevertheless, the strained Si SOl CMOS, delivering remarkable per-
formance enhancement and consuming low rate of power as compared to its bulk
counterparts, is very promising for future advanced CMOS technology.
5.5 Summary
Comprehensive drift-diffusion and hydrodynamic simulations have been used to as-
sess the device and circuit behaviours of sub-lOO urn strained Si CMOS. The parasitic
channel in the SiGe buffer is found to have negligible effects on the performance and
leakage of sub-lOO nm devices with high channel doping. Ge concentrations in the
SiGe buffer in the range of 30%-40% could provide optimum device performance.
The single retrograde channel doped MOSFET structure obtained by the scaling of
published IBM devices shows a healthy performance improvement down to 35 mn
physical gate length, keeping control of the short channel effects in the Si and the
strained Si transistors. The well-tempered MOSFET structure is also appropriate
for p-channel strained Si devices for gate lengths down to 25 nm. Increasingly com-
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plicated well and pocket profile designs however are required for scaling the strained
Si devices below the 20 nm barrier. 3-stage ring oscillators constructed by the scaled
devices are simulated using the MEDICI device simulator. Strained Si circuits ex-
hibit enhanced performance compared to their conventional Si counterparts. By
incorporating the SOl device structure, the simulations show that strained Si SOL
circuits deliver significant speed enhancement over all their competitors and exhibit
reduced energy dissipation compared to their bulk counterparts.
This chapter predicts the device and circuit behaviours of the strained Si CMOS
technology by the MEDICI simulator. However, as stated beforehand, the models
used in this chapter cannot fully account for the real transport within short channel
devices. Therefore, when considering non-equilibrium transport within the scaled
devices, the performance enhancement of the strained Si CMOS are expected to
be larger than the predictions made in this chapter. Nevertheless, the MEDICI
simulator, which can simulate device behaviour under equilibrium conditions, still
provides useful information for the simulated devices and circuits. To properly esti-
mate the device performance of sub-lOO IlIIl strained Si MOSFETs, more advanced
simulations are required, such as Monte Carlo. These are considered in the next
chapter.
Chapter 6
Performance Predictions of sub-lOO
nrn n-type Strained Si MOSFETs
As discussed in Chapter 3, the DDM and HDM simulation models adopted in this
study are based on different degrees of approximation of the moments of the Boltz-
mann transport equation. Such treatments enable efficient numerical device sim-
ulations and are widely used to assess device behaviour during the device design
phase. However, as devices are scaled into the sub-lOa nm regime, the appearance
of non-equilibrium carrier transport requires more precise solutions of the Boltzmann
transport equation in order to capture the physics of carrier transport when sub-
jected to very high electric fields. The Monte Carlo (MC) method is the most widely
used approach to solve the Boltzmann transport equation. An ensemble Monte Carlo
simulator is used in this chapter to simulate sub-lOO nrn n-type strained Si MOS-
FETs and assess device performance. The subthreshold behaviour of these devices,
studied by the DDM and HDM simulations in Chapter 5, are not the interest of
this chapter since the Monte Carlo method is a statistical approach and may induce
large numerical noise at low electric field (subthreshold region). The device struc-
tures simulated in this chapter are based on the 80 nm gate length conventional Si
and strained Si MOSFETs which were calibrated in Chapter 5. The device struc-
tures and doping profiles used in the Monte Carlo simulations are directly taken from
MEDICI DDM simulations. Successful calibration of devices from Drift-Diffusion
simulations ensure reliable device information for the Monte Carlo simulation.
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The transport enhancement of electrons and holes in strained Si derives from the
lower effective masses and from the reduction in the inter-valley phonon scattering
due to the strain induced X-valley splitting. Such mobility enhancements in strained
Si have been simulated by Monte Carlo and are plotted in Figs. 2.3 and 2.4 (see
Chapter 2) for electrons and holes respectively. However, to fully evaluate MOS-
FET device performance, it is also necessary to incorporate the effect of interface
roughness (IR) scattering. Interface roughness has long been an important scatter-
ing mechanism limiting the device performance of surface channel MOSFETs [171].
In modern sub-lOO nrn devices, the high channel doping induces a high perpendic-
ular electric field, reinforcing the degree of interface scattering and resulting in an
undesired degradation in channel mobility and a corresponding reduction in device
current. It is therefore necessary to study interface roughness in the strained Si sur-
face channel MOSFET and compare it with the conventional Si MOSFET in order
to understand the device performance enhancement mechanisms in the strained Si
MOSFETs. This chapter uses the interface roughness model 136] developed within
the Device Modelling Group at the University of Glasgow and validates the model by
calibrating it with respect to the universal mobility behaviour [171] and device char-
acteristics [31] of conventional Si MOSFETs. Based on this understanding, Monte
Carlo simulations are then carried out to study the impact of interface roughness on
the performance enhancement of strained Si MOSFETs and predict the performance
of scaled strained Si MOSFETs down to a 35 nm gate length.
When the gate length is down to 35 nm, gate oxides as thin as 1.1 nm may be
required, as indicated in Chapter 5 (see Table 5.3). Such thin gate oxides results in
an intolerably high gate leakage. A possible solution to this problem is the incor-
poration of high-s dielectrics in the gate stack [1]. However, while the integration
of high-x dielectrics may solve the gate leakage problem, it introduces a number of
technological problems: inducing low thermal stability; a high density of interface
states and fixed charges; and a poor quality of the top and bottom interfaces 15].
Apart from these technological issues, a fundamental drawback associated with the
introduction of high-x dielectrics in the gate stack is the mobility degradation due
to strong soft-optical (SO) phonon scattering. This scattering arises from the cou-
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pling between carriers in the inversion layer and surface longitudinal optical (LO)
phonons at the silicorr/high-x interface due to the increased polarizability of high-x
dielectrics 16]. The effect of such scattering has been demonstrated experimentally
in the case of Hf02 17,96] and supported by a temperature dependence study of
mobility 198]. However, there is very little quantitative analysis of the impact of
this scattering mechanism on device performance. This chapter studies the impact
of high-s dielectrics on sub-lOO nm conventional and strained Si n-type MOSFETs
by including SO phonon scattering into Monte Carlo device simulations. The effect
of the two leading high-x gate dielectrics, Hf02 and Ab03, has been examined.
6.1 Simulation Methodology
6.1.1 Monte Carlo simulations
Monte Carlo 1172] is a statistical numerical method used for solving mathematical
problems. When applied to carrier transport in solids, Monte Carlo can, in theory,
provide an precise numerical solution of the BTE without the necessity of solving
it directly. The essence of Monte Carlo is to simulate the motion of the ensemble
of carriers in k space as well as in r (real) space. The motion of each carrier
is governed by semiclassical equations of motion and by stochastic collisions with
various perturbations (phonons, ions). A typical Monte Carlo process flow for the
simulations of a stationary and homogeneous transport process is illustrated in Fig.
6.1 [172]. The starting point of the program is the definition of the physical system
of interest, including the parameters of the material and the values of physical
quantities. The parameters controlling the simulation, such as the duration of each
sub-history and the desired precision of the results, are also defined at this level.
The next step in the program is a preliminary calculation of each scattering rate as
a function of electron energy, providing information on the maximum value of these
functions for optimizing the efficiency of the simulations.
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I Input of physical and simulation patameters
Initial conditions of motion
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•
Free flight
I
!
Scattering
•
No YesIs simulation sufficiently long for
desired precision? - STOP
Figure 6.1: Flowchart of a typical Monte Carlo program
In the case under consideration, in which a steady-state situation is simulated,
the time of simulation must be long enough so that the initial conditions of the carrier
motion do not influence the final results. Generally, the longer the simulation time,
the less influence the initial conditions will have on the average results. The choice
of a "good" time of simulation is a compromise between the need for ergodicity
(requiring an infinite simulation time) and need to be computationally efficient.
The subsequent step in the program is the generation of the flight duration.
The electron wave vector k changes continuously during free flight because of the
applied electric field. Thus if >.[k(t)Jdt is the probability that an electron in the state
k suffers a collision during the time dt, the probability P(t) that the electron will
suffer its next collision during dt around t is given by 1172]
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P(t)dt = A[k(t)] exp [-it A[k(t')]dt'] dt (6.1)
Because of the complexity of the integral in the exponent, the concept of "self-
scattering" [1721 is introduced in order to overcome the difficulty of using evenly
distributed random numbers to generate stochastic free flights with the distribu-
tions of equation (6.1). Once the electron free flight is terminated, the scattering
mechanism has to be selected. The weight of the i-th scattering mechanism is given
by [172,1731
n
P(k) = Ai(k), r ' (6.2)
i = 1
A scattering mechanism is selected by generating random number r between 0
and 1 and by testing the inequalities [172,1731
j-1 J
L Ai(k) L Ai(k) j = 1"", n--<r< -- ,r r
i = 1 i = 1
(6.3)
The j-th scattering mechanism is selected if the j-th inequality is fulfilled.
The next step in the program is the choice of state after scattering. If the free
flight ended with a self-scattering, the new state after scattering event, kf' is equal
to the state before scattering, k., When a true scattering event occurs, kf must be
generated stochastically according to the differential cross section of that particular
scattering mechanism and conservation of momentum and energy. The last step of
the simulation is the collection of statistical averages.
This chapter uses an ensemble Monte Carlo simulator [29,431 developed within
the Device Modelling Group. The Si band-structure for electrons employed in the
Monte Carlo simulator consists of a set of 6 non-parabolic ellipsoidal 6-valleys. The
six conduction band valleys are included through three pairs: valley pair 1 pointing
in the < 100> direction; valley pair 2 in the <010> direction and valley pair 3 in
the <001> direction. The Monte Carlo simulator includes all the relevant scat-
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tering mechanisms 129,43J: inelastic acoustic phonon scattering, ionized impurity
scattering, f - and g- optical intervalley phonon scattering, interface roughness scat-
tering and soft-optical phonon scattering. All of these scattering mechanisms are
important for being able to correctly model electronic transport in strained Si and
SiGe layers. Interface roughness scattering and soft optical phonon scattering are
discussed in the following sections. Using this simulator, the electron and hole mo-
bilities in strained Si as a function of Ge concentration in SiGe substrate have been
calculated as plotted in Figs. 2.3 and 2.4.
6.1.2 Interface Roughness Scattering
To date, two main approaches which have been adopted to account for interface
roughness scattering within the ensemble Monte Carlo framework. The first uses a
phenomenological parameter corresponding to the fraction of diffuse and/ or specular
reflections, which are independent of both the energy and the incident angle of
carriers 1174,175J. However, this approach lacks physical insight and the results are
sensitive to the arbitrary factors for specular and diffuse scattering. The second
is based on the fluctuations of the eigen-states of the carriers within the inversion
layer 1176Jbut is however expensive at present for efficient device simulation. This
approach is also unsuitable considering the semi-classical nature of the Monte Carlo
formalism.
This work uses an interface scattering model developed in the Device Modelling
Group 136Jwhich calculates the probabilities of specular and diffuse scattering as
a function of the physical parameters associated with both the carriers and the
interface. The model treats the interface roughness scattering non-perturbatively by
incorporating the effects of scattering as a boundary condition for the Boltzmann
Transport Equation. The model 136] is valid at large distances from the object
plane, r. In the case of interface roughness scattering the assumptions are fulfilled
when r > ~2 / AdB, where AdB is the electron de-Broglie wavelength and ~ is the
RMS height of the interface above the plane. In Si MOSFETs with Si02 gate
dielectrics, the thermal DeBroglie wavelength AdB at room temperature is about 4.3
nm 1177Jand ~ is typically less than 1 nrn. Therefore the model is applicable for
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surface channel MOSFETs since T > ~2 / AdB is satisfied for most carriers in the
inversion layer. The model treats the incident carrier as a plane wave from which
the emergent flux (which is interpreted as probability using quantum mechanics)
is estimated based on the principles of the geometrical scattering from a perfectly
reflecting surface. This method is suitable for those surfaces where). »~,where
). is the correlation length of the roughness distribution. The model neglects the
potential variations within the semiconductor in the region of the interface; the
assumption is that the carriers are unconfined. This model therefore holds for high-
energy electrons, such as those that occur in modern nano-scale devices at room
temperature, especially in the on-current regime.
The model assumes an exponential autocorrelation function [178] to define the
Si/Si02 interface and has been used to calculate the probability of specular scatter-
ing, PF, and the angular scattering probability for diffuse scattering PDiffuse [361.
The probability for specular scattering is given by:
(6.4)
where k represents the k-vector of the scattering particle and BIN represents the
incident angle of the scattering particle as measured from the normal. In the case
of a diffuse scattering event, the angular probability distribution, P Dif fuse, is given
by:
P (cos BIN + cos BOUT )2
Diffuse ex ,\2k2(sinlfIN+sinlfoUT)2 ,
1+ 2
(6.5)
where (JOUT represents the emergent angle of the scattering particle. It is clear that
the probabilities are now related to physical parameters of ~ and ).. The probability
of specular reflection increases as the interface becomes smoother ~ ----> 0 and the
angular probability for diffuse scattering forms a lobe around the specular scattering
angle, becoming increasingly diffuse and spread out as ). ----> O.
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6.1.3 Soft-optical Phonon Scattering
The introduction of high-x gate dielectrics reduces the gate leakage current typically
by orders of magnitude II]. However, it also introduces strong soft optical phonon
scattering. The scattering results from the strong ionic polarizability of the high-x
material, which also determines the large value of the dielectric constant. Electrons
scatter from these phonons via a Frohlich interaction, which has an unscreened
scattering field amplitude given by 16]:
{
ftwso [Ill} 1/2
<jJ= -22 00+ 00 - 00+ 0
q fSi fox fSi fox
where E:X, f~xand <Si are the optical and static perrnittivities for the oxide and Si
(6.6)
respectively. wso is the soft-optical phonon energy and is calculated from the two
dominant transverse-optical (TO) phonon modes in the dielectric via the Lyddane-
Sachs- Teller relationship 16]:
1
- [b ± (b2 - 4ac)1/2]
2a
(6.7)WSO =
(6.8)
(6.9)
(6.10)
where WT01 and WT02 are the phonon energies for two TO modes (assuming WTOl <WT02);
E~x is the intermediate insulator permittivity describing the dielectric response of the
insulator at some intermediate frequency between WT01 and WT02. Equation (6.7)
for calculating the SO phonon energy is based on the assumption of Qt ~ 00. t
is the distance from the interface and Q is the in-plane momentum transfer. The
scattering field <jJ whose amplitude is given by equation (6.6) falls off exponentially
with distance t as exp( -Qt). Table 6.1lists the static, intermediate and optical per-
mittivities (relative to the vacuum permittivity EO), along with the phonon energies
for two TO modes, and for the different dielectrics considered in this work.
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Table 6.1: Parameters used to calculate the electron soft-optical phonon coupling in
high-x gate dielectrics, after Fischetti et al. [61
I Quantity/Dielectric I Si02 I AJ203 I Hf02 I
E~x (EO) 3.90 12.53 22.00
E~x (EO) 3.05 7.27 6.58
E~(EO) 2.50 3.20 5.03
WTOl (meV) 55.60 48.18 12.40
WT02 (meV) 138.10 7l.41 48.35
WSOl (meV) 57.14 53.19 16.79
WS02 (meV) 140.78 82.48 50.67
2.9x1013
2.5x1013
2.1x1013
1.7x1013
o
Figure 6.2: Scattering rate of soft optical phonon scattering in a Si/Hf02 system
(absorption mode of phonon mode 1 (WSOl) in X -valley)
It can be seen from Table 6.1 and equation (6.6) that for low phonon energies,
the larger difference between the static and optical permittivities for the high-x
dielectrics, Hf02 and A1203, causes strong scattering to carriers in the inversion
layer. The high phonon energies (hard Si-O bond) and the small difference between
the static and optical permittivities for Si02 make such scattering negligible in the
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Si/SiO:.! based system.
The scattering rate for absorption of phonon mode 1 (WSOl) in the X -valley of Si
is illustrated for Si/HfO:.! interface in Fig. 6.2. The scattering rate decreases with an
increase in energy, which is characteristic of a Frohlich type interaction and drops
exponentially as a function of the distance from the Si/HfO:.! interface.
6.2 Interface Roughness Scattering in Strained Si
MOSFETs
6.2.1 Model Validation
The interface roughness model has been implemented in the in-house ensemble
Monte Carlo simulator and convincingly reproduces the universal mobility data for
Si [1711 (shown in Fig. 6.3) using ~-0.5 nm and A-1.8 nm, which is in good
agreement with the experimental data (~-0.48 urn and A-1.3 urn) of Gooduick et
al. 11781. The measured mobility behaviour in the 67 nm effective gate length Si
.\lOSFET calibrated in Chapter 5 [311is also plotted for comparison. The effective
mobility behaviour illustrated in Fig. 6.3 is extracted from a 1x 1 J-lm:'!MOS de-
vice at low lateral field (0.1 kv-cm") with an uniform p-type substrate doping of
7.2 x lO16 cm:".
Lsing the calibrated roughness parameters, ~-0.5 nrn and A-1.8 mn, Monte
Carlo simulations are carried out to simulate the 67 nm effective gate length con-
ventional Si .\IOSFET calibrated in Chapter 5. The device structure and the doping
profiles are obtained after successful MEDICI calibrations and a summary of the
calibrated device information is listed in Table 5.1. The device information from
MEDICI together with the calibrated roughness parameters are then used in Monte
Carlo simulations. In this way, we are able to use Monte Carlo simulation to repro-
duce the experimental ID-VG characteristics without further parameter calibration,
as shown in Fig. 6.4. The drain current at low drain voltage without the IR scatter-
ing is also plotted as a reference. It is observed that interface roughness scattering
degrades the drain current at low drain bias by ",35% at VG-V T-l.l V.
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6.2.2 Interface Roughness Scattering in Strained Si MOS-
FETs
The success of the interface roughness model in the case of relaxed Si suggests it
may be suitable for the application to strained Si interfaces. To date, little work
has been done on the interface roughness scattering strained Si MOSFETs, which
is crucial in exploiting the performance enhancement of strained Si MOSFETs. A
recent theoretical study by Fischetti et al. [1791 suggested that the assumption of an
increasingly smoother interface with increasing (tensile) strain may in part explain
the observed performance in strained Si MOSFETs. This is in addition to the lower
conductivity mass and the reduction of intervalley scattering within strained Si
MOSFETs. This is supported by the fact that like the tensile strain in a strained Si
MOSFET, a sufficiently large confinement potential within the inversion layer of a
conventional Si ~OSFET also generates a significant splitting between the doubly
degenerate and fourfold degenerate subbands, and leads to significant reduction of
the intervalley scattering and large electron population in the low conductivity mass
subbands. In their work, the correlation length (CL) was chosen to be fixed and
the RMS height of the surface to vary. In this way, they were able to reproduce the
experimentally observed mobility behaviour of the strained Si MOSFET.
In this work, however, it is assumed that tensile strain changes only the corre-
lation length of the roughness, the RMS height being unaffected [1801. Applying
the interface roughness model to a strained Si layer grown on a relaxed SiO.8SGeO.lS
buffer, the roughness parameters of unstrained Si (~,--0.5 nm and A-1.8 nm) lead
to a lower effective mobility at high fields compared to the experimentally measured
mobility data of the 67 nm effective gate length IBM strained Si MOSFET calibrated
in Chapter 5, as shown in Fig. 6.5. This suggests an overestimation of the degree
of interface roughness scattering in the strained Si layer. In order to reproduce the
experimental data it is necessary to consider a smoother surface for the strained Si
interface by increasing the correlation length, as shown in Fig. 6.5. It is determined
that a correlation length, A, of 3.0 nm gives the best agreement with experiment in
the high-field regime, where interface roughness scattering dominates.
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Figure 6.5: Field dependence of the effective electron mobility of strained Si, com-
pared with data from Rim et al. [31] and Welser et al. [67]
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The calibrated interface roughness parameters of .6.-0.5 nm and A-3.0 nm are
then used in Monte Carlo simulations of the 67 nm effective gate length IBM strained
Si YlOSFET. The device dimensions and doping profiles, summarized in Table 5.1,
provide reliable information for the Monte Carlo simulations. Using the IR param-
eters of .6.-0.5 nm and A-3.0 nm, the results of the Monte Carlo simulations are
shown in Fig. 6.6. The simulations agree with the experimental data without any
further adjustment of the roughness parameters. To assess the effect of the inter-
face roughness scattering, drain currents at low drain voltage (V 0-0.1 V) without
interface roughness scattering and with interface roughness scattering using the con-
ventional Si (.6.-0.5 nm and A-1.8 nm) parameters are also plotted for comparison.
It is evident that using the conventional Si roughness parameters underestimates the
drain current. From Fig. 6.6, the observed drain current degradation at Vc- Vr-1.1
V and V0-0.1 V is about 25%, less than the 35% observed in the conventional Si
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~10SFET as shown in Fig. 6.4, indicating that interface roughness scattering is
playing a less important role within the strained Si ~OSFET. The agreements be-
tween the simulations and the experimental mobility and device characteristics of
the strained Si ~10SFET adds further weight to the conjecture that a smoother
interface in the case of strained Si (represented by a larger correlation length) plays
a significant contribution in the performance improvement in strained devices.
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Figure 6.6: Monte Carlo simulator ID-VG characteristics of the 67 nm strained Si
:v10SFET with and without IR scattering. compared with data from Rim et al. [31J
Fig. 6.7 shows the average channel carrier velocities obtained from the Monte
Carlo simulations in bulk Si and strained Si with and without interface roughness
scattering. It is evident from the figure that the interface roughness scattering
significantly affects carrier transport within the channel, limiting device performance
at high fields. The average channel velocity in the strained Si device (using the
calibrated roughness parameters 6-0.5 nrn and A-3.0 nrn) is higher than that
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in the bulk Si device through whole channel region, contributing to the observed
performance enhancement in the strained Si YIOSFET.
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Figure 6.7: Monte Carlo simulated average channel velocities of the 67 nm n-type
conventional Si and strained Si .\10SFETs with and without interface roughness
scattering
6.2.3 Performance Predictions of Scaled Strained Si MOS-
FETs
The validation and calibration of the interface roughness scattering model with the
experimental data for both conventional Si and strained Si .\10SFETs enable us to
evaluate the performance of scaled strained Si ~OSFETs. To ensure credibility, an
n-type Si .\10SFET fabricated by Toshiba [181] is used as the calibration standard:
This device has a 35 nm physical gate length and l.2 nm thick gate oxide (~O
oxynitride) featuring relative permittivity of 4.75. The complete doping profiles are
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obtained from calibrated Taurus [1451 process and device simulations. The Taurus
calibrations 1, which incorporate the same mobility models as that used in the
\tlEDICI calibrations discussed earlier in Chapter 5, reproduce the experimental
device characteristics, as shown in Fig. 6.8.
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Figure 6.8: Calibrated 11)- VG characteristics of the 35 nm physical gate length n-
type Si ~OSFET; experimental data from Inaba et al. [181J
The device is then simulated using Monte Carlo. The simulation commences with
an assumption of a conventional Si channel with interface roughness parameters of
.6.-0.5 nm and .-\-1.8 nm, the results of which are plotted in diamond symbols in
Fig. 6.9. The Taurus simulation results (with and without external resistances) are
plotted in the same figure for comparison. Due to the unknown external resistance of
the real device, it is expected that the Monte Carlo simulation should lie somewhere
1 Taurus simulation results were provided by Mr. Fikru Adam-Lema, Device Modelling Group,
University of Glasgow
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Table 6.2: List of Monte Carlo simulated 35mn gate length MOSFETs
I Total effective strain I Process-induced I Using SiGe buffer I IR parameters I
A 0% 0% 0% 1:::./ >.-0.5/1.8
B 5% 5% 0% 1:::./ >.-0.5/1.8
C 10% 5% 5% 1:::./ ,,\-0.5/1.8
D 15% 5% 10% 1:::./ >.-0.5/1.8
E 15% 5% 10% 1:::./ >.-0.5/3.0
F 20% 5% 15% 1:::./ >.-0.5/3.0
Note: the strain shown in percentage is equivalent to the strained by using SiGe
buffer with Ge content in the same percentage
between the two Taurus curves. However, the Monte Carlo simulated drain currents
(diamond symbols) are lower than the Taurus data, indicating a conventional Si
channel underestimates the device performance.
However, it is known that process induced strain may occur in such small devices
due to the use of contact-etch-stop cap layer, shallow trench isolation and silicidation
processes [12,13,241. We attempt here to simulate the effects of this to first order by
assuming a strained Si body with different levels of strain. The simulated degrees
of strain in the channel are assumed to be equivalent to that due to a SiGe buffer
with 5%, 10% and 15% Ge content (represented by 5%, 10% and 15% Ge content
equivalent strains). Table 6.2 lists the Monte Carlo simulated devices with different
amount of strain. A conventional (unstrained) Si interface has been maintained for
these devices (structures A-D in Table 6.2). The 10-VG curves for the devices with
different amounts of strain are plotted in Fig. 6.9 at the same gate overdrive for a
fair comparison. It is clear from the figure that the 35 nm Toshiba device is best
modelled with 5% Ge content equivalent strain. The device performance as we could
expect increases with increasing strain in the channel.
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Figure 6.9: Monte Carlo calibrated ID- VG characteristics of 35 nm gate length n-
type Si MOSFETs, compared to the data from calibrated Taurus simulator
To investigate the possible performance enhancement in scaled strained Si MOS-
FETs, Monte Carlo simulations are also carrier out for intentionally strained 35
nm devices (structures E and F in Table 6.2), assuming strained Si interface pa-
rameters (6-0.5 nm and A-3.0 nm). Here, devices are assumed equivalent strains
corresponding to substrate Ge contents of 15% and 20%. These equivalent strains
are equal to the sum of the process induced (5% Ge content equivalent strain) and
substrate strain, listed in Table 6.2. The device characteristics of all devices listed
in Table 6.2 are shown in Fig. 6.10 for comparison. The drive current enhancement
at VG-Vr-0.85 V and VD-0.85 V of the 35 nrn strained Si channel MOSFET with
15% Ge content equivalent strain (process strained Si on a relaxed Sio.9GeO.lsub-
strate) is about 32% over the 35 nm Toshiba device assuming only a process induced
strain equivalent to a 5% Ge content, and 55% over the 35 nm Si MOSFET with
hero strain in the channel. When considering higher degrees of strain in the channel,
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for example, a strained Si channel with a total 20% Ge content equivalent strain, the
35 nm gate length strained Si MOSFET delivers a '"'-'41% drive current enhancement
over the Toshiba Si ~OSFET, which is supported by the recently demonstrated
45% drive current enhancement in a 35 nm gate length strained Si/Sio.8Geo.2 MOS-
FET [23].
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Figure 6.10: Monte Carlo simulated JD-VG characteristics of 35 nrn gate length
n-type Si ~OSFETs with different strain within the channel
6.3 Performance Predictions of Strained Si MOS-
FETs with High-t;:Dielectrics
6.3.1 Device Structure
The device structures simulated here are based on the 67 nrn effective gate length
conventional Si and strained Si ~OSFETs calibrated in Chapter 5 (see Fig. 5.2)
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and are assumed to have high-x dielectrics with the same equivalent oxide thickness
(EOT) of 2.2 nm. Fig. 6.11 illustrates the simulated device structures. Here, the
two leading high-s contenders, Hf02 and Al203 l5j, are studied. All other device
parameters, such as the device geometry and the Si/insulator interface roughness
parameters, are the same as the previous simulated Si02 devices, although this may
be an optimistic scenario given the immaturity of the high-x fabrication processes.
The same EOT of different gate dielectrics leads to the same gate capacitances
and enables identical electrostatic gate control between the devices with Si02 and
high-x dielectrics. However, in the presence of high-s dielectrics carriers within the
inversion layer are subjected to SO phonon scattering, leading to a reduction in the
mobility of carriers. Therefore a reduction in device drive current is expected when
high-x dielectrics are introduced.
(b)
(a)
_ Spacer
_ + poly-Si gate
_ Ns- dcping
_ Strained Si channel
_ Relaxed SiGe buffer
Si substrate
_ Contact_ High - K dielectric
Figure 6.11: Schematics of the simulated devices: (a) conventional Si MOSFET with
Si02; (b) conventional Si ~OSFET with high-x dielectrics; (c) strained Si MOSFET
with Si02; (d) strained Si ~OSFET with high-x dielectrics
6.3.2 Performance Degradation due to Soft-optical Phonon
Scattering
Soft optical phonon scattering has been included within the ensemble Monte Carlo
simulator when studying the impact of the introduction of Hf02 and A1203 in the
gate stack. Fig. 6.12 illustrates the simulated I D-VG characteristics with and with-
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out SO phonon scattering for the conventional Si MOSFET with a Hf02 gate di-
electric of 12.5 nm (EOT-2.2 nm). Fig. 6.13 illustrates the corresponding ID-VG
characteristics of the strained Si MOSFET with an Hf02 gate dielectric (EOT -2.2
nm). The simulations which include SO phonon scattering due to the Hf02 gate
dielectric exhibit a 40-50% reduction in the drive current at VD-D.l V and rv25%
reduction at VD-1.2 V. Similar percentage reductions are observed for both the Si
and strained Si :-'10SFETs at the same gate overdrive, VG-VT-l.O V. The reduc-
tion of the high-x related current degradation at high VD may be explained with
reference to Fig. 6.2 which shows a reduction in the SO phonon scattering rate with
the increasing carrier energy expected at high drain voltages.
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Figure 6.12: Monte Carlo simulated I u-V G characteristics with and without SO
phonon scattering of the 67 nm n-type conventional Si ~OSFET with Hf02 gate
dielectrics.
Fig. 6.14 shows the average channel velocities obtained from Monte Carlo sim-
ulations both with and without soft-optical phonon scattering at the same gate
overdrive, VG-Vr-l.O V. SO phonon scattering significantly reduces the channel
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velocities of both conventional and strained Si MOSFETs. However, it is observed
that the channel velocity in the strained Si ~OSFET with SO phonon scattering
is slightly higher compared to the velocity in the conventional Si ~OSFET with-
out SO phonon scattering. This indicates that the introduction of high mobility
strained channels could be used to counteract the performance degradation due to
SO phonon scattering.
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Figure 6.13: Monte Carlo simulated ID-VG characteristics with and without SO
phonon scattering of the 67 nm strained Si ~OSFET with Hf02 gate dielectrics.
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Figure 6.14: Average channel velocities obtained from MC simulations with and
without SO phonon scattering in the 67 nrn conventional and strained Si MOSFETs
Simulations were also performed to investigate the performance degradation as-
sociated with another promising high-x candidate, A1203· Again comparisons were
made between conventional Si and strained Si MOSFETs both with an Ah03 gate
stack of 7 nm (EOT -2.2 nm). The Monte Carlo simulated ID-VG characteristics
with and without SO phonon scattering due to the Ab03 dielectric at VD-l.2 V are
illustrated in Fig. 6.15. Compared to the 25% current degradation at VG-VT 1.0
V and V0-l.2 V observed in the devices with Hf02 gate dielectrics, it is observed in
this case of the A1203 dielectric, a current reduction of around 10% for both conven-
tional and strained Si :v10SFETs. The differences in current degradation due to the
SO phonon scattering can be explained by the larger phonon energies and a reduc-
tion in the difference between the static and optical permittivities (summarized in
Table 6.1), in moving from Hf02 to A1203 and Si02. In high-x gate dielectrics, the
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large static dielectric constant arises from the highly polarized ionic bonds, leading
to lower phonon energies and smaller optical permittivity. The conventional Si02
has the lowest static dielectric constant, but harder bonds and thus higher phonon
energie , which results in the small effect of SO phonon scattering in a SijSi02 based
device and is responsible for less than a 5% reduction in the drive current.
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Figure 6.15: Performance comparisons of Monte Carlo simulations with and with-
out soft optical phonon scattering in 67 nm n-type conventional and strained Si
~OSFETs with Al203 gate dielectrics at VD-1.2V
6.3.3 Other Mobility Degradation Sources
Aside from SO phonon scattering and geometrical interface roughness considered
here, other scattering mechanisms present in the case of high-x gate stacks may also
contribute to the device performance degradation. Amongst them: remote Coulomb
scattering due to interface states at the Si/insulator interface; fixed/trapped charges
and interfacial dipoles, as well as the partial crystallization of the gate dielectric have
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all been highlighted in the literature [7].
Another unknown factor is the quality (RMS height and correlation length) of
the interface at the Si/insulator interface. The interface roughness parameters used
in this study are assumed to be those of the Si/Si02 system. However, this may be
too optimistic for the Si/high-K interface given the relative immaturity of the high-s
growth compared to maturity and high quality of Si02 growth. Therefore, greater
performance degradation than the predictions made in this work might be expected;
the results presented here should be taken to represent the best case scenario.
However, the presence of a thin interfacial oxide between the high-s gate di-
electric and Si during growth may help to obtain a good quality interface and may
partially suppress the effect of SO phonon scattering, although even a very thin
layer would severly limit the equivalent oxide thickness of the high-x gate stack.
Recent experimental work of metal-gated devices with an HfO:.!gate stack has spec-
ulated that the screening by free carriers in the metal gate may help to suppress SO
phonon scattering [96]. However, the degree of screening will depend on the gate
material and the thickness and properties of the dielectrics. Further work is required
to investigate this effect.
6.4 Summary
A non-perturbative semi-classical interface roughness scattering model incorporating
roughness defined via an exponential autocorrelation function has been used to assess
the effects of interface roughness in ultra small devices. The validation of the model
is based on Monte Carlo simulations of the universal mobility behaviour of bulk
Si and the device characteristics of sub-lOO nm conventional Si IBM MOSFETs.
It has been found that the Si/SiO:.! roughness for the conventional Si MOSFETs
may be characterized by ~-O.5 nm and Ac_ 1.8 nm. Further calibrations of the
model against the field-dependence of the electron mobility in strained Si and the
device characteristics of the 67 nm strained Si IBM MOSFET indicate that reduced
interface roughness scattering in the strained Si MOSFET is one of the key factors
enhancing the device performance. This leads to the conclusion that strained Si may
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have a smoother interface which is characterised by ~-0.5 nrn and A-3.0 nrn. The
model was then used to study the 35 nrn gate length Toshiba n-MOSFET where
Monte Carlo simulation suggests that a 5% Ge content equivalent strain may occur
within the channel. Lsing the calibrated roughness parameters for Si and strained
Si, the 35 nrn strained Si ~10SFET with 15% and 20% Ge content equivalent strains
deliver around 32% and 41% drive performance enhancement respectively over the
35 nm Toshiba Si ~10SFET assuming a 5% Ge content equivalent strain induced
by processing.
Monte Carlo simulations were also carried out to investigate the performance
degradation due to soft-optical phonon scattering, which is becoming of great im-
portant with the introduction of high-s gate dielectrics. Current degradation of
around 25% at VG-Vr-1.0 V and VD-1.2 V is observed for the 67 nm effective
gate length conventional and strained Si MOSFETs with a 2.2 nm EOT Hf02 di-
electric. This compares to a 10% degradation arising from the introduction of a
2.2 mn EOT Al203 dielectric. As a reference, the observed current degradation
associated with SO phonons in Si02 in devices with identical structure is less than
5%. The results also indicate that the inherent mobility degradation associated
with the high-s gate stack MOSFETs could be compensated for by the introduction
of strained Si channels. The infancy of high-x gate fabrication techniques means
that other performance degrading scattering mechanisms are likely to be present
including a strong interface roughness contribution. Thus the overall performance
degradation associated with high-x gate dielectrics could well be worse than the
predictions made in this chapter.
Chapter 7
Conclusions
Numerical simulations of conventional and strained Si MOSFETs were carried out
in this work for RF and C~OS applications. This chapter summarizes the major
contributions of this study and discusses future research directions.
7.1 Summary of Contributions
Different simulation techniques: Drift-Diffusion, Hydrodynamic and Monte Carlo
simulations were used in this study for the simulations of strained Si/SiGe devices.
In order to precisely describe the properties of strained Si and SiGe for the practical
numerical simulation of related devices, parameters associated with the bandgap
and band alignment of the Si/SiGe heterostructure have been calculated and sum-
marized. The effect of strain on the band structure of Si have been analyzed and
the strain induced band splitting of the degenerate subvalleys (thus reducing in-
tervalley scattering) and the reduction in the effective mass are major reasons of
the enhanced mobility in bulk strained Si. By comparing the existing theoretical
and experimental data with this work, analytical expressions have been obtained
for the bandgap; the band offset; the effective masses; the densities of states and
the permittivity for the strained Si on relaxed Si1_yGeyand the strained Si1.xGex on
unstrained Si heterostructures.
Drift-Diffusion device simulations have been used to optimize the n-type buried
strained Si channel Si/SiGe MODFET for RF and high linearity applications. Quali-
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tative analysis and numerical simulations suggest that it is essential to consider both
lateral and vertical device designs for RF performance and linearity. The gate-to-
channel separation and gate to source / drain distances are found to have significant
but opposite effects on device performance and linearity. The doping in the supply
layers needs to be properly adjusted in order to obtain a high sheet carrier density
in the channel and achieve better modulation efficiency. The doped channel device
exhibits the best linearity but at the expense of reduced drive current, transconduc-
tance and RF performance. The simulations also show that scaling helps to improve
RF performance, but slightly reduces device linearity. Therefore, trade-off designs
are necessary for specific RF and/or high linearity applications.
Monte Carlo simulations show both electron and hole mobility enhancements in
strained Si layers, indicating the advantage of using strained Si for CMOS appli-
cations. In the strained Si on relaxed SiGe hetero-system, when increasing the Ge
content of the SiGe substrate, the electron and hole mobility enhancements satu-
rate at Ge content of 15-20% and 35-40%, respectively. 1-D Poisson-Schrodinger
solutions and Hydrodynamic device simulations show that in the sub-lOO nm p-type
strained Si (on relaxed SiGe buffer) .\10SFET, a buffer Ge content between 30% and
40% is suitable for optimum device performance in conjunction with high doping
(/1017 em -3) in the channel region in order to suppress the parasitic conduction
within the low-mobility SiGe layer.
Based on the successful calibrations in respect of the 80 nm gate length n-type
and 90 nm gate length p-type conventional Si and strained Si MOSFETs fabricated
by IB~l, comprehensive Drift-Diffusion device simulations have been used to scale
these devices down to 65 nrn, 45 nrn and 35 nm gate lengths and predict device and
circuit behaviour of sub-lOO nm strained Si .\10SFETs for CMOS applications. The
IB'\1 MOSFET structure, with a single retrograde channel doping obtained from the
calibrations against published data, shows a healthy performance improvement when
the gate length is scaled down to 35 nrn, minimising the short channel effects in the Si
and strained Si transistors. Three-stage ring oscillators constructed with these scaled
devices were simulated using the MEDICI device simulator. Strained Si circuits
exhibit enhanced performance compared to their conventional Si counterparts. By
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incorporating the SOl device structure, the simulations show that the strained Si SOl
circuit delivers significant speed enhancement over all its Si competitors and exhibits
reduced energy dissipation compared to its bulk counterparts. Since the Drift-
Diffusion model used for the scaling cannot account for non-equilibrium transport
which is likely to be present in small devices, the Hydrodynamic model and Monte
Carlo were employed to predict the performance enhancement of the scaled strained
Si devices. Compared to the 7-10% drive current enhancement observed in the
original 90 nrn p-type strained Si MOSFET (over its conventional Si counterpart),
Hydrodynamic device simulations suggest that the current enhancement factor of
the strained Si MOSFET (over corresponding conventional Si MOSFETs) increases
by 10% when the gate length is scaled from 90 nm to 35 nm. Compared to the device
structure with retrograde channel doping, the well-tempered strained Si MOSFETs
with halo implants around the source/drain regions, which were simulated using
the Hydrodynamic model, offers comparable drive current and well controlled short
channel effects for effective gate lengths down to 25 nm.
Ensemble Monte Carlo simulations were used for predicting the device perfor-
mance (drive current) of n-type strained Si MOSFETs. A non-perturbative interface
roughness scattering model was used to investigate the impact of such scattering
on the performance enhancement of strained Si MOSFETs. The model has been
validated by calibrating with respect to the universal mobility behaviour and the
experimental device characteristics of the 80 nm IBM conventional Si MOSFET. It
is found that the Si/SiO:.! roughness for the conventional Si MOSFETs may be char-
acterized by ~-0.5 nm and >'-1.8 nm using this model. Further calibrations of the
model against the field-dependence of the electron mobility in strained Si and the
device characteristics of the 67 nm strained Si IBM MOSFET indicate that reduced
interface roughness scattering in the strained Si MOSFET is one of the key factors
enhancing the device performance. This leads to the conclusion that strained Si may
have a smoother interface which is characterised by ~-0.5 nm and >'-,3.0 nm. The
model was then used to study the 35 nm gate length n-type MOSFET fabricated by
Toshiba. Monte Carlo simulation suggests that a 5% Ge content equivalent strain
(see section 6.2.3) may occur within the channel. Using the calibrated roughness
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parameters of Si and strained Si, a 35 nm strained Si MOSFET with 15% and 20%
Ge content equivalent strains deliver about 32% and 41% drive performance en-
hancement respectively over the 35 nm Toshiba Si MOSFET which assumes a 5%
Ge content equivalent strain induced by processing .
Monte Carlo simulations were also employed for investigating the performance
degradation due to soft-optical phonon scattering, which arises with the introduction
of high-x gate dielectrics. Based on the calibrated 80 nm n-type conventional and
strained Si IBM MOSFET structures, a device current degradation of around 25%
at VG-Vr-1.0 V and V0-1.2 V is observed for both conventional and strained
Si devices with a 2.2 nm EaT Hf02 dielectric. This compares to an approximate
10% degradation arising from the introduction of a 2.2 nm EaT Al20a dielectric.
As a reference, the current degradation associated with SO phonons in Si02 in
devices with an otherwise identical structure is less than 5%. The results also
indicate that the inherent mobility degradation associated with the high-x gate stack
MOSFET could be compensated for by the introduction of a strained Si channel.
The infancy of high-x gate fabrication techniques means that other performance
degrading scattering mechanisms are likely to be present including a strong interface
roughness contribution. Thus the overall performance degradation associated with
high-x gate dielectrics is expected to be worse than predicted in this study.
7.2 Future Work
The work on the SijSiGe MODFETs for RF applications contained in this the-
sis is based on Drift-Diffusion device simulations, which cannot account for the
self-heating effect due to low thermal conductivity of the thick SiGe buffer. The
Hydrodynamic model may be used to simulate this effect along with velocity over-
shoot in the channel. Monte Carlo simulations may be more appropriate for these
sub-WO nm devices in order to capture real carrier transport in the 2-DEG. The
expected velocity overshoot in the strained Si channel should enhance RF perfor-
mance. Replacing the few-microns thick SiGe buffer with a thin SiGe-on-insulator
buffer, SijSiGe MODFETs are expected to deliver enhanced performance, better
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controlled short channel effects, and less leakage current. By replacing the thick
SiGe buffer in the calibrated 70 nm n-type MODFET with a thin SiGe-on-insulator
buffer, preliminary simulations show a 10% increase in fr.
In this work, most of the simulations of strained Si MOSFETs for CMOS ap-
plications were based on the calibrated device structures with a single retrograde
channel doping. For small devices, it is necessary to use complicated well and pocket
profile designs. The scaling of n-type and p-type devices and the circuit simulations
were based 011 Drift-Diffusion simulations. However, more advanced models such
as the Hydrodynamic model and Monte Carlo simulations are more appropriate to
predict the device performance of scaled devices. Based on the understanding of the
strained Si ~10SFETs from the numerical device simulations, compact modelling of
strained Si C:\10S is also required in order to properly assess the circuit behaviour
and evaluate the advantages of strained Si CMOS.
For p-type :\fOSFETs, full band Monte Carlo simulations are required in order
to precisely simulate hole transport based on the full description of the hole band
structure, such as the six band k.p theory, which has been employed in the Monte
Carlo simulator available in the Device Modelling Group at the University of Glas-
gow. Further investigation of the interface roughness scattering model used in this
study is also needed for p-type .\10SFETs.
The simulated strained Si bulk MOSFET structure may also be integrated with
new device structures such as SOl and double-gate MOSFETs. By incorporating
strained Si within SOl or double-gate device structure, enhanced device performance
is expected along with better controlled short channel effects and improved scala-
bility. However, these changes of the device structure and material require more
theoretical work in order to understand the carrier transport, such as phonon scat-
tering, surface roughness scattering, remote Coulomb scattering, etc.
When MOSFETs are scaled beyond the 45 nm technology node, high-s dielectrics
become necessary. Apart from improving fabrication techniques to improve the
quality of high-x dielectrics, it is also necessary to investigate the new scattering
mechanisms induced by the introduction of high-re dielectrics, such as SO phonon
scattering and remote Coulomb scattering. A preliminary simulation shows that the
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drive current degradation is only around 8% in a 35 nrn MOSFET with an Hf02
dielectric of EOT -lInn, which is smaller than the performance degradation in the
80 nm Si and strained Si devices. This may be due to the SO phonon scattering
rate drop with increasing energy. However, the unscreened SO phonon scattering
model was used in this study. When the EOT oxide thickness becomes very small, a
such scattering model is necessary that the screening effect from the gate with high
concentration of free carriers can be accounted for.
Bibliography
[11 International Technology Roadmap for Semiconductors. Technical report,
SEMATECH,2003.
[2] B. Doris et al. Extreme scaling with ultra-thin Si channel MOSFETs. Tech-
nical Digest of International Electron Devices Meeting, pages 267270, 2002.
[3] H. Wakabayashi et al. Sub-lO-urn planer-bulk-CMOS devices using lateral
juction control. Technical Digest of International Electron Devices Meeting,
page 20.7, 2003.
[4] H. S. P. Wong. Beyond the conventional transistor. IBM Journal of Research
and Development, 46{2/3):133 168, 2002.
[5] G. D. Wilk, R. M. Wallace, and J. M. Anthony. High-/'\: gate dielectrics:
Current status and material properties considerations. Journal of Applied
Physics, 89(10):5243 5275, 2001.
[61 M. V. Fischetti, D. A. Neumayer, and E. A. Cartier. Effective electron mobil-
ity in Si inversion layers in metal-oxide-semiconductor system with a high-x
insulator: The role of remote phonon scattering. Journal of Applied Physics,
90(9):4587 4608, 2001.
[7] Z. Ren, M. V. Fischetti, E. P. Gusev, E. A. Cartier, and M. Chudizk. Inversion
channel mobility in high-s high performance MOSFETs. Technical Digest of
International Electron Devices Meeting, page 33.2, 2003.
[8] K. Kalna, L. Yang, and A. Asenov. Simulation study of III- V MOSFETs for
digital applications. Journal of Computational Electronics, 2:341 346, 2003.
151
Bibliography 152
[9] E. H. C. Parker and T. E. Whall. SiGe heterostructure CMOS circuits and
applications. Solid State Electronics, 43:1497 1506, 2000.
[10] T. E. Whall and E. H. C. Parker. SiGe - heterostructures for CMOS technol-
ogy. Thin Solid Films, 367:250 259, 2000.
[11] http://www.intel.com/research/silicon/rnicron.htm.
[12] C.-H. Ge et al. Process-strained Si (PSS) CMOS technology feacturing 3D
strain engineering. Technical Digest of International Electron Devices Meeting,
page 3.7, 2003.
[13] V. Chan et al. High speed 45nm gate length CMOSFETs integrated into a
90nm bulk technology incorporating strain engineering. Technical Digest of
International Electron Devices Meeting, page 3.8, 2003.
114] R. People. Physics and application of GexSi1-x/Si strained layer heterostruc-
ture. IEEE Journal of Quantum Electronics, QE-22(9):1696 1710, 1986.
115] J. Welser, J. L. Hoyt, and J. F. Gibbons. NMOS and PMOS transistors
fabricated in strained silicon/relaxed silicon-germanium structures. Technical
Digest of International Electron Devices Meeting, page 31.7, 1992.
[16] http://www.research.ibm.com/resources/press/strainedsilicon/.
117] J. R. Huang et al. Performance of 70nm strained-silicon CMOS devices.
Symposium on VLSI Technology Digest of Technical Papers, pages 103 104,
2003.
[181 S. Takagi, T. Mizuno, and N. Sugiyama. Strained-Si-on-illustrator (strained-
SOl) MOSFETs - Concepts, device structure and device characteristics. IE-
ICE Transaction on Electronics, EC84-C(8):1043-1049, 2001.
[19] T. A. Langdo, A. Locktefeld, and M. T. Curie. Preparations of novel SiGe-free
strained Si on illustrator substrates. Proceeding of IEEE International SOl
Conference, pages 211 212, 2002.
Bibliography 153
[201 K. Rim et al. Fabrications and mobility characteristics of ultra-thin strained Si
directly on illustrator (SSDOI) MOSFETs. Technical Digest of International
Electron Devices Meeting, page 3.1, 2003.
[211 K. Rim et al. Characteristics and device design of sub-100nm strained Si
~- and P-MOSFETs. Symposium on VLSI Technology Digest of Technical
Papers, pages 98 101, 2002.
1221M. Yang et al. High performance CMOS fabricated on hybrid substrate with
different crystal orientations. Technical Digest of International Electron De-
vices Meeting, page 18.7, 2003.
[231 J.-S. Goo et al. Scalability of strained-Si nMOSFETs down to 25nm gate
length. IEEE Electron Device Letters, 24(5):351- 353, 2003.
1241H. C. H. Wang et al. Substrate-strained silicon technology - process integra-
tion. Technical Digest of International Electron Devices Meeting, page 3.4,
2003.
[251 M. Enciso-Aguilar et al. De and high frequency performance of O.lt-£m n-type
Si/Sio.6Geo.4MODFET with fmax-188GHz at 300K and fmax-230GHz at
50K. Electronics Letters, 39(1):149 151, 2003.
[261 M. Enciso-Aguilar et al. 0.3dB minimum noise figure at 25GHz of 0.13t-£m
Si/Sio.5SGe0.42 n-MODFET. Electronics Letters, 37(17):1089 1090, 2001.
1271http://www.synopsys.com.
1281G. Snider. http://www.nd.edu/ rvgsniderj.
[291 J. R. Watling, Y. P. Zhao, A. Asenov, and J. Barker. Non-equilibrium hole
transport in deep sub-micron well-tempered Si p-MOSFETs. VLSI Design,
13:169 173, 2001.
[301 L. Yang et al. Scaling study of Si/SiGe MODFETs for RF applications.
Proceeding of the 10th IEEE International Symposium on Electron Devices
for Microwave and Optoelectronic Applications, pages 101 106, 2002.
Bibliography 154
[31] K. Rim et al. Strained Si NMOSFETs for high performance CMOS technol-
ogy. Symposium on VLSI Technology Digest of Technical Papers, pages 59 62,
2001.
[32] L. Yang et al. A study of high linearity Si/SiGe HFETs. Proceedings of the
14th Workshop on Modelling and Simulation of Electron Device, pages 41 44,
2003.
[33] L. Yang et al. Optimizations of sub-lOOnm strained Si/SiGe MODFETs for
high linearity RF applictions, Proceedings of the 2003 IEEE Conference on
Electron Devices and Solid-State Electronics, pages 331 334, 2003.
1341 L. Yang et al. Simulations of scaled sub-lOOnm strained Si/SG e p-channel
~10SFETs. Journal of Computational Electronics, 2:363 368, 2003.
135] L. Yang et al. Reduced interface roughness in sub-lOOnm strained Si n-
~OSFETs - A Monte Carlo simulation study. Proceeding of the 5th European
Workshop on Ultimate Integration of Silicon, pages 23 26, 2004.
136] M. Borici et al. A non perturbative model of surface roughness scattering for
Monte Carlo simulation of relaxed silicon n-MOSFETs. Journal of Compu-
tational Electronics, 2:163 168, 2003.
[37] M. Johansson et al. Hf02 gate dielectrics on strained-Si and strained-SiGe
layers. Semiconductor Science and Technology, 18:820 826, 2003.
[38] Z. Shi, D. Onsongo, K. Onishi, J. C. Lee, and S. K.Banerje. Mobilityenhance-
ment in surface channel SiGe PMOSFETs with Hf02 gate dielectrics. IEEE
Electron Device Letters, 24:34 -36, 2003.
139] D. Wu et al. A novel strained SiO.7GeO.3surface-channel pMOSFET with an
ALD TiN / A1203/HfAIOxA1203 gate stack. IEEE Electron Device Letters,
24:171· 173, 2003.
140] T. Tezuka, N. Sugiyama, T. Mizuno, and S. Takagi. Ultrathin body SiGe-
on-insulator pMOSFETs with high-mobility SiGe surface channels. IEEE
Transactions on Electron Devices, 50: 1328 1335, 2003.
Bibliography 155
[411 Y. Yeo et al. SiGe channel p-MOSFETs scaling-down. IEEE Transactions
on Electron Devices, 49:279287, 2002.
[421 F. Andrieu et al. Design and fabrication of 50mn thin-body p-MOSFETs
with a SiGe heterostructure. Proceeding of ESSDERC, pages 267 270, 2003.
[431 J. R. Watling, L. Yang, A. Asenov, J. R. Barker, and S. Roy. The impact of
interface roughness and degeneracy in relaxed and strained Si n-MOSFETs.
Solid States Electronics, 48: 1337 1346, 2004.
1441 F. M. Bufier, P. Grak, S. Keith, and B. Meinerzhagen. Full band Monte
Carlo investigation of electron transport in strained Si grown on Si1-xGex
substrates. Applied Physics Letters, 71:3477 3499, 1997.
[451 T. Mizuno et al. (110}-Surface Strained-Sal CMOS Devices with Higher
Carrier Mobility. Symposium on VLSI Technology Digest of Technical Papers,
pages 97 98, 2003.
[461 U. Konig and H. Diimbkes. SiGe HBTs and HFETs. Solid-State Electronics,
38(9}:1595 1602, 1995.
[471 K. L. Wang, S. G. Thomas, and M. O. Tanner. SiGe band engineering for
MOS, CMOS and quantum effect devices. Journal of Materials Science:
Materials in Electronics, 6:311324, 1995.
[481 F. Schiiffler. High-mobility Si and Ge structures. Semiconductor Science
Technology, 12:1515 1549, 1997.
[491 T. E. Whall and E. H. C. Parker. SiGe heterostructure for FET applications.
Journal of Physics D-Applied Physics, 31(12}:1397 1416, 1998.
[501 D. J. Paul. Silicon Germanium heterostructures in electronics: the present
and the future. Thin Solid Films, 321:172 180, 1998.
[511 U. Konig, A. J. Boers, F. Schaiiffler, and E Kasper. Enhancement mode n-
Channel Si/SiGe MODFET with high intrinsic transconductance. Electronics
Letters, 28(2}:160 162, 1992.
Bibliography 156
[52[ U. Konig and A. Gruhle. High frequency SiGe heterostructure devices. Pro-
ceeding of IEEE Cornell Conference of Advanced Concepts in High Speed Semi-
conductor Devices and Circuits, pages 14 23, 1997.
153[ C. Konig et al. Design rules for n-type SiGe hetero FETs. Solid State Elec-
tronics,41(10):1541 1547, 1997.
[54[ F. Aniel et al. High performance 100nm T-gate strained Si/Sio.6Geo.4 n-
MODFET. Solid State Electronics, 47:283 289, 2003.
[55[ Q. Ouyang et al. A comprehensive simulation study of strained-Si/SiGe
n~ODFET scaling for RF applications. Proceeding of SISPAD, pages 59
62, 2002.
[56[ E. A. Fitzgerald et al. Totally relaxed GexSi1-x layers with low threading dis-
location densities grown on Si substrates. Appllied Physics Letter, 59(7):811
813, 1991.
[57[ G. Kissinger, T. Morgenstern, G. Morgenstern, and H. Richter. Stepwise equi-
librated graded GexSi1-x buffer with very low threading dislocation density
OIl Si (001). Appllied Physics Letter, 66(16):2083 2085, 1995.
[58[ T. Hackbarth, H. Kibbel, M. Glueck, G. Hoeck, and H. J. Herzog. Artificial
sbstrates for n- and p-type SiGe heterostructre field-effect transistors. Thin
Solid Films, 321:136 140, 1998.
[59[ T. Hackbarth, G. Hoeck, H. J. Herzog, and M. Zeuner. Strain relieved SiGe
buffers for Si-based heterostructure field-effect transistors. Journal of Crystal
Growth, 201/202:734 738, 1999.
[60[ H. J. Herzog, T. Hackbarth, G. Hock, M. Zeuner, and U. Konig. SiGe-based
FETs: buffer issues and device results. Thin Solid Films, 380:36 41, 2000.
[61[ K. A. Jenkins and K. Rim. Measurement of the effect of self-heating in
strained-Silicon MOSFETs. IEEE Electron Device Letters, 23(6):360 362,
2002.
Bibliography 157
[621 T. Hackbarth et al. Alternatives to thick MBE-grown relaxed SiGe buffers.
Thin Solid Films, 369:148151, 2000.
[631 A. R. Powell, S. S. Iyer, and F. K. LeGoues. New approach to the growth of low
dislocation relaxed SiGe material. Appllied Physics Letter, 64(14):1856 1858,
1994.
[641 F. K. LeGoues, A. Powell, and S. S. Iyer. Relaxation of SiGe thin films grown
on SijSi02 substrates. Journal of Appllied Physics, 75(11):72407242, 1994.
1651A. G. O'Neill and D. A. Antoniadis. Investigation of SijSiGe-based FET
geometries for high frequency performance by computer simulation. IEEE
Transactions on Electron Devices, 44(1):80 88, 1997.
1661W. Lu et al. High performance O.IJ-lIIl gate-length p-Type SiGe MODFET's
and MOS-MODFET. IEEE Transactions on Electron Devices, 47(8):1645
1652,2000.
1671 J. Welser, J. L. Hoyt, S. Takagi, and J. F. Gibbons. Strain dependence of the
performance enhancement in strained Si n-MOSFETs. Technical Digest of
International Electron Devices Meeting, page 15.2, 1994.
1681K. Rim, J. Welser, J. L. Hoyt, and J. F. Gibbons. Enhanced hole mobilities
in strained Si surface channel p-MOSFETs. Technical Digest of International
Electron Devices Meeting, page 20.3, 1995.
1691K. Rim, J. L. Hoyt, and J. F. Gibbons. Transconductance enhancement in
deep submicron strained-Si n-MOSFETs. Technical Digest of International
Electron Devices Meeting, page 26.8, 1998.
1701M. V. Fischetti, F. Gamiz, and W. Hdnsch. On the enhanced electron mobility
in strained-silicon inversion layers. Journal of Applied Physics, 92(12):7320
7324,2002.
1711K. Rim et al. Strained Si CMOS (SS CMOS) technology: opportunities and
challenges. Proceedings of the 3rd European Workshop on Ultimate Integration
of Silicon, pages 73 76, 2002.
Bibliography 158
[721 J. L. Hoyt et al. Strained silicon mosfet technology. Technical Digest of
International Electron Devices Meeting, pages 23 26, 2002.
[731 x. Braga, A. Buczkowski, H. R. Kirk, and G. A. Rozgonyi. Formation of
cylindrical nip junction diodes by arsenic enhanced diffusion along interfa-
cial misfit dislocations in p-type epitaxial Si/Si( Ge). Applied Physics Letters,
64(11):1410 1412, 1994.
[741 S. Eguchi, C. W. Leitz, E. A. Fitzgerald, and J. L. Hoyt. Diffusion behavior
of iau-impuunea n-type dopants in silicon germanium. Materials Research
Society Symposium Proceedings, 686:33 38, 2002.
[751 P. Kuo, J. L. Hoyt, J. F. Gibbons, J. E. Turner, and D. Lefforge. Boron diffu-
sion in Si and Si1-xGex. Materials Research Society Symposium Proceedings,
379:373 378, 1995.
[761 S. J. Koester, K. Rim, J. O. Chu, P. M. Mooney, J. A. Ott, and M. A. Hargrove.
Effect of thermal processing on strain relaxation and interdiffusion in Si/SiGe
heterostructures studied using Raman spectroscopy. Applied Physics Letters,
79(14):2148 2150, 2001.
[771 J. G. Fiorenza et al. Film thickness constraints for manufacturable strained
silicon CMOS. Semiconductor Science and Technology, 19:L4 L8, 2004.
[781 S. Takagi et al. Channel structure design, fabrication and carrier transport
properties of strained-Si/Si'Ge-on-illustrator (strained SOl MOSFETs. Tech-
nical Digest of International Electron Devices Meeting, page 3.3, 2003.
[791 H. Yin et al. Fully depleted strained-Si on illustrator NMOSFETs with-
out relaxed SiGe buffers. Technical Digest of International Electron Devices
Meeting, page 3.2, 2003.
[801 S. Fukatsu, Y. Ishikawa, T. Saito, and N. Shibata. SiGe-based semiconductor-
on-insulator substrate created by low-energy separation-by-implanted-oxygen.
Applied Physics Letters, 72(26):3485 3487, 1998.
Bibliography 159
[811 Y. Ishikawa, N. Shibata, and S. Fukatsu. SiGe-on-insulator substrate using
SiGe alloy grown Si(OOl). Applied Physics Letters, 75(7):983 985, 1999.
[821 :\. Sugiyama et al. Formation of strained-Silicon layer on thin relaxed-
SiGe/Si02/Si structure using SIMOX technology. Thin Solid Films, 369:199
202, 2000.
[831 L.-J. Huang et al. Carrier mobility enhancement in strained Si-on-insulator
fabricated by wafer bonding. Symposium on VLSI Technology Digest of Tech-
nical Papers, pages 57 58, 2001.
[841 T. Tezuka, :\. Sugiyama, , and S. Takagi. Fabrication of strained Si on an
ultrathin SiGe-on- insulator virtual substrate with a high-Ge fraction. Applied
Physics Letters, 79(12):1798 1800, 2001.
1851T. Tezuka, N. Sugiyama, T. Mizuno, and S. Takagi. Novel fully depleted
SiGe-on-illustrator pMOSFETs with high mobility SiGe channels. Technical
Digest of International Electron Devices Meeting, page 33.6, 2001.
1861T. Tezuka, N. Sugiyama, T. Mizuno, and S. Takagi. High-performance
Strained Si-on-insulator MOSFETs by novel fabrication processes utilizing
Ge-condensation technique. Symposium on VLSI Technology Digest of Tech-
nical Papers, pages 96· 97, 2002.
1871T. Mizuno et al. High performance CMOS operation of strained-SOL MOS-
FETs using thin film SiGe-on-insulator substrate. Symposium on VLSI Tech-
nology Digest of Technical Papers, pages 106 107, 2002.
[881 T. Mizuno et al. High performance strained-SOL CMOS devices using thin
film SiGe-on-insulator technology. IEEE Transactions on Electron Devices,
50(4):988994,2003.
[891 S. Takagi et al. Device structure and electrical characteristics of strained-Si-
on-illustrator (strained-SOL) MOSFETs. Material Science and Engineering,
B89:426 434, 2002.
Bibliography 160
190] T. Mizuno, N. Sugiyama, T. Satake, and S. Takagi. Advanced SOI-MOSFETs
with strained Si channel for high speed CMOS - electron/hole mobility en-
hancement. Symposium on VLSI Technology Digest of Technical Papers, pages
210 211, 2000.
191] B. H. Lee et al. Performance enhancement on sub-70nm strained silicon
SOl ~10SFETs on ultra-thin thermally mixed strained Si/SiGe on illustraotr
(TNt-SOl) substrate with raised SID. Technical Digest of International Elec-
tron Devices Meeting, page 17.7, 2002.
1921 L.-J. Huang et al. Electron and hole mobility enhancement in strained SOl
by wafer bonding. IEEE Transactions on Electron Devices, 49(9):1566 1571,
2002.
1931T. A. Langdo et al. SiGe-free strained Si on insulator by wafer bonding and
layer transfer. Applied Physics Letters, 82(24):4256 4258, 2003.
1941 I. Lauer et al. Fully depleted n-MOSFETs on supercritical thickness strained
SOL IEEE Electron Device Letters, 25(2):83 85, 2004.
1951K. Rim et al. Mobility enhancement in strained Si NMOSFETs with Hf02
gate dielectrics. Symposium on VLSI Technology Digest of Technical Papers,
pages 12 13, 2002.
1961S. Datta et al. High mobility Si/SiGe strained channel MOS transistors
with Hf02/TiN gate stack. Technical Digest of International Electron De-
vices Meeting, page 28.1, 2003.
1971W. Zhu, J.-P. Han, and T. P. Ma. Mobility measurement and degradation
mechanisms of MOSFETs made with ultrathin high-x dielectrics. IEEE
Transactions on Electron Devices, 51(1 ):98~ 105, 2004.
1981W. Zhu and T. P. Ma. Temperature dependence of channel mobility in Hf02-
gated NMOSFETs. IEEE Electron Device Letters, 25(2):8991, 2004.
Bibliography 161
199] F. Gzimiz, J. B. Roldan, and J. A. Lopez- Villanueva. Phonon-limited electron
mobility in ultrathin silicon-on-insulator inversion layers. Journal of Applied
Physics, 83(9):48024806, 1998.
1100] Masanari Shoji and Seiji Horiguchi. Electronic structures and phonon-limited
electron mobility of double-gate silicon-on-insulator Si inversion layers. Jour-
nal of Applied Physics, 85(5):2722 2731, 1999.
1101] M. V. Fischetti and S. E. Laux. Long-range Coulomb interactions in small
Si devices. Part I: Performance and reliability. Journal of Applied Physics,
89(2):1205 1230, 2001.
1102] ~1. V. Fischetti. Long-range Coulomb interactions in small Si devices. Part
II: Effective electron mobility in thin-oxide structures. Journal of Applied
Physics, 89(2):1232 1250, 2001.
1103] S. Saito, K. Torii, M. Hiratani, and Takahiro Onai. Improved theory for
remote-charge-scattering-limited mobility in metal-oxide-semiconductor tran-
sistors. Applied Physics Letters, 81(13):2391 2393, 2002.
11041 F. Gamiz, J. B. Roldan, J. E. Carceller, and P. Cartujo. Monte Carlo
simulation of remote-Coulomb-scattering-limited mobility in metal-oxide-
semiconductor transistors. Applied Physics Letters, 82(19):23512353, 2003.
1105] D. Esseni and A. Abramo. Modeling of electron mobility degradation by
remote Coulomb scattering in ultrathin oxide MOSFETs. IEEE Transactions
on Electron Devices, 50(7):1665 1674, 2003.
1106] F. Gdmiz, J. B. Roldan, J. A. Lopez- Villanueva, et al. Surface roughness at
the Si-Si02 interfaces in fully depleted silicon-on-insulator inversion layers.
Journal of Applied Physics, 86(12):6854-6859, 1999.
1107] D. Esseni, A. Abramo, L. Selmi, and E. Sangiorgi. Study of low field electron
transport in ultra-thin single and double gate SOl MOSFETs. Technical
Digest of International Electron Devices Meeting, pages 719 722, 2002.
Bibliography 162
[1081 Masanari Shoji and Seiji Horiguchi. Phonon-limited inversion layer elec-
tron mobility in extremely thin Si layer of silicon-on-insulator metal-oxide-
semiconductor field-effect transistor. Journal of Applied Physics, 82{12) :6096
6101, 1997.
[1091 F. Gdmiz and M. V. Fischetti. Monte Carlo simulation of double-gate silicon-
on-insulator inversion layers: The role of volume inversion. Journal of Applied
Physics, 89(10):5478 5487, 2001.
[1101 M. T. Currie et al. Carrier mobilities and process stability of strained Si n-
and p-MOSFETs on SiGe virtual substrates. Journal of Vacuum Science and
Technology B, 19(6):2268 2279, 2001.
[1111 F. Gamiz, J. B. Roldan, and A. Godoy. Strained-Si/strained-Si-on-illustrator
inversion layers: the role of strained-Si layer thickness on electron mobility.
Applied Physics letters, 80(22):4160 4162, 2002.
[1121 F. Gdmiz, P. Cartujo-Cassinello, J. B. Roldan, and F. Jieenez-Molinos. Elec-
tron transport in strained Si inversion layers grown on SiGe-on-insulator sub-
strates. Journal of Applied Physics, 92(1):288 295, 2002.
[1131 C. W. Leitz et al. Hole mobility enhancements in strained Si/Si1_yGey p-type
metal-oxide-semiconductor field-effect transistors grown on relaxed Si1_yGey
(x<y) virtual substrates. Apph"ed Ph!l-~icsLetters, 79(25):4246 4248, 2001.
[1141 M. L. Leea and E. A. Fitzgerald. Optimized strained Si/strained Ge dual-
channel heterostructures for high mobility p- and n-MOSFETs. Technical
Digest of International Electron Devices Meeting, page 18.1, 2003.
[1151 C. O. Chui, H. Kim, P. C. Mcintyre, and K. C. Saraswat. A germanium
NMOSFET process integrating metal gate and improved high-x dielectrics.
Technical Digest of International Electron Devices Meeting, page 18.3, 2003.
[1161 A. Ritenour et al. Epitaxial strained germanium p-MOSFETs with Hf02 gate
dielectric and TaN gate electrode. Technical Digest of International Electron
Devices Meeting, page 18.2, 2003.
Bibliography 163
[117] http://www.silvaco.com.
[118] http://www.ise.com.
[119] R. Braunstein, A. R. Moore, and F. Herman. Intrinsic optical absorption in
germanium-silicon alloys. Physical Review, 109(3):695 710, 1958.
[120] C. G. Van de Walle and R. M. Martin. Theoretical calculations of heterojunc-
tion discontinuities in the Si/Ge system. Physical Review B, 34(8):5621 5634,
1986.
[121] M. M. Rieger and P. VogI. Electronic-band parameters in strained Si1-xGex
alloys on Si1_yGey substrates. Physical Review B, 48(19):14276 14287, 1993.
[122] E. Kasper and K. Lyutovich, editors. Properties of Silicon Germanium and
SiGe:Carbon. lEE INSPEC, 2000.
[123] U. Ravaioli. Hierarchy of simulation approaches for hot carrier transport
in deep submicron devices. Semiconductor Science and Technology, 13:1 10,
1998.
[124] S. Selberherr. Analysis and Simulation of Semiconductor Devices. Springer-
Verlag, 1984.
[125] Y. Zhao. Simulation and optimisation of SiGe MOSFETs. PhD thesis, Uni-
versity of Glasgow, 2000.
[126] C. G. Van de Walle and R. M. Martin. Theoretical calculations of semicon-
ductor heterojunction discontinuities. Journal of Vaccum Science Technology
B, 4(4):1055-1059, 1986.
[127] L. Colombo, R. Resta, and S. Baroni. Valence-band offsets at strained Si/Ge
interfaces. Physical Review B, 44(1):5572 5579, 1991.
[128] G. P. Schwartz et al. Core-level photoemission measurements of valence-band
offsets in highly strained heterojuntions: Si-Ge systems. Physical Review E,
39(2):1235 1241, 1989.
Bibliography 164
11291 E. T. Yu et al. Measurement of the valence band offset in novel heterojunc-
tion systems: SUGe(100) and AISb! ZnTe(100). Journal of Vaccum Science
Technology B. 8(4):908 915, 1990.
11301 .J. F. Morar. P. E. Batson. and J. Tersoff. Heterojunction band lineups in Si-
Ge alloys using spatially resolved electron-energy-loss spectroscopy. Physical
Review B, 47(7):4107 4110. 1993.
11311W.-X. :\i and G. V. Hansson. Band offsets in pseudomorphically grown
si Si1-rGer heterostructures studied with core-level x-ray photoelectron spec-
troscopy. Physical Review B. 42(5):3030 3037, 1990.
11321 S. Takagi et al. Evaluation of the valence band discontinuity of Si/Si1-xGex/Si
heterostructures by application of admittance spectroscopy to .\10S capaci-
tors. IEEE Transactions on Electron Devices, 45(2):494 501, 1998.
11331 .J. Weber and ~1. I. Alonso. Xear-band-gap photoluminescence of Si-Ge alloys.
Physical Review B, 40(8):5683 5693. 1989.
11341 S. Krishnamurt hy and A. Sher. Band structures of Si1-xGex alloys. Physical
Review B. 33(2):1026 1035. 1986.
11351 S. ~1. Sze. Semiconductor Devices: Physics and Technology. Wiley, 1985.
11361 D. J. Robbins, L. T. Canham. S. J. Barnett, A. D. Pitt, and P. Calcott. Near-
band-gap photoluminescence from pseudornorphic Si1-xGex single layers on
silicon. Journal of Applied Physics. 71(3):1407 1414, 1992.
11371 D. Dutartre, G. Brdrnond. A. Souifi, and T. Benyattou. Excitonic photo-
luminescence from Si-capped strained Si1-xGex layers. Physical Review B,
44(20):11525 11527. 1991.
11381 J. C. Bean. Silicon-based semiconductor heterostructures: Column IV
bandgap engineering. Proceedinqs of the IEEE, 80(4):571 587,1992.
Bibliography 165
11391 J. Eberhardt and E. Kasper. Bandgap narrowing in strained SiGe on the basis
of electrical measurements on Si/SiGe/Si hetero bipolar transistors. Material
Science and Engineering, B89:93 ·96, 2002.
11401 D.V. Lang, R. People, J. C. Bean, and A. 11. Sergent. Measurement of the band
gap of GexSi1-x/Si strained-layer heterostructure. Applied Physics Letters,
47(12):1333 1335. 1985.
[in] J. Spitzer, K. Thonke. R. Sauer, et al. Direct observation of band-edge lumi-
nescence and alloy luminescence from ultrametastable silicon-germanium alloy
layers. Applied Physics Letters, 60(14):1729 1731, 1992.
11421 ~l. V. Fischetti and S. E. Laux. Band structure, deformation potentials, and
carrier mobility in strained Si, Ge and SiGe alloys. Journal of Applied Physics,
80(4):2234 2252. 1996.
11431 Synopsys Inc. MEDICI Manual 2003.6, 2003.
11441 J. W. Harrison and J. R. Hauser. Theoretical calculations of electron mobility
in ternary III- \. compounds. Journal of Applied Physics, 47:292 300, 1976.
11451 Synopsys Inc. TA URUS Manual 2003·4, 2003.
11461 S. E. Laux. Techniques for small-signal analysis of semiconductor devices.
IEEE Transactions on Electron Devices, 32(10):2028 -2037, 1985.
11471 Roer and Theo G. van de. Microwave Electronic Devices. Chapman and Hall
Press. 1994.
11481 S. Babiker et al. Complete Monte Carlo RF analysis of real short-channel
compound FET's. IEEE Transactions on Electron Devices, 45(8):1644 1652,
1998.
11491M. Berroth and R. Bosch. Broad-band determination of the FET small-signal
equivalent circuit. IEEE Transactions on Microwave Theory and Techniques,
38(7):891 895, 1990.
Bibliography 166
11501 \1. Zenner. T. Hackbarth. G. Hock, D. Behammer. 8I.1d t: K" ., ". onlg. High-
frequency SiGe-Il-~IODFET for microwave applications. IEEE Microwave
and Guided Wave Letters. 9(10):410 412, 1999.
11511 \1. S. Gupta. Power gain in feedback amplifiers: A classic revisited. IEEE
Transactions on Microwave Theory and Techniques, 40(5):864 879, 1992.
11521 B. Razavi. RF Microelectronics. Prl'nticl'-Hall. 1998.
115:31 K. Rim. J. L. Hoyt. and J. F. Gibbons. Fabrication and analysis of deep sub-
micron strained-Si :\-\IOSFET's. IEEE Transactions on Electron Devices,
47(7):1406 1415,2000.
/1541 K. Ismail. S. F. Xelson, J. O. Chu. and B. S. Meyerson. Electron transport
properties of Si SiGe heterostructures: Measurements and device implica-
tions. Applied Physics Letters. 63(5):660 662, 1993.
11551 F. \1. Bufler et al. Analysis of electron transport properties in unstrained
and strained Si1-.cGex alloys. Journal of Technology Computer Aided Design,
1997.
11561 Private communication with Dr. T. Hackbarth, Daimler Chrysler, Germany.
11571 H. Rohdin. Reverse modeling of E D logic submicrorneter \10DFET's and
prediction of maximum extrinsic \IODFET current gain cutoff frequency.
IEEE Transaction On Electron Deoices. 37(4):920 933, 1990.
11581 P. ,J. Tasker and B. Hughes. Importance of source and drain resistance to the
maximum 11' of millimeter wave \IODFET's. IEEE Electron Device Letters,
10(7):291 293, 1989.
/1591 .1. Wood and C. C. Morton. An analysis of the effective position of the two-
dimensional electron gas in the channel of \IODFET epitaxial layer struc-
tures. IEEE Transaction On Electron Devices, 45(7):1622 1624, 1998.
Bibliography 167
[1601 ~l. c. Foisy. P. J. Tasker. B. Hughes, and L. F. Eastman. The role of inef-
ficient charge modulation in limiting the current-gain cutoff frequency of the
~10DFET. IEEE Transactions on Electron Devices, 35(7):871 878, 1998.
11611G. Halkias and A. Vegiri. Device parameter optimization of strained si channel
n-~IODFET's using a one-dimensional charge control model. IEEE Transac-
tions on Electron Devices. 45(12):2430 2436, 1998.
11621T. Soorapanth and T. H. Lee. RF linearity of short-channel MOSFET. First
International Workshop on Design of Mixed-Mode Integrated Circuits and Ap-
plications. pages 81 84, 1997.
11631 ~1.-T. Yang and Y.-J. Chan. Device linearity comparisons between
doped-channel and modulation-doped designs in pseudomorphic Alo.3Gao.7As
ITlo.2Gao.Il'-\s heterostructures. IEEE Transactions on Electron Devices,
43(8):1174 1180. 1996.
11641 Y. Taur. Y.-J. Mii, R. Logan. and H.-S. Wong. On "effective channel length"
ill O.I-pm ~lOSFErs. IEEE Electron Device Letter's, 16(4):136 138,1995.
11651T. Yaur and T. H. Xing. Fundamentals of modern VLSI devices. Cambridge
University Press, 1998.
11661K. L. Lee et al. Sub-30nm P- abrupt junction formation in strained
Si; Si1-xGex MOS device. Technical Digest of International Electron Devices
Meeting, pages 379 382, 2002.
11671 S. Thompson et al. Source/ Drain externsion scaling for O.If1m and below chan-
nel length ~lOSFETS. Symposium on VLSI Technology Digest of Technical
Papers, pages 132 133, 1998.
11681 http:/ 'www-mtl.mit.edu/Well/.
11691 K. Kim, C.-T. Chuang, K. Rim, and R. V. Joshi. Performance assessment of
scaled Strained-Si channel-on-insulator(SSOI) CMOS. Proceedings of IEEE
International SDI Conference. pages 17 19, 2000.
Bibliography 168
11701G. G. Shahidi. SOl technology for the GHz era. IBM Journal of Research
and Development. 2002.
11711 S. Takagi. A. Toriumi. ~l. Iwase. and H. Tango. On the universality of inversion
layer mobility in Si ~10SFETs: Part l-Effects of substrate impurity concen-
tration. IEEE Transactions on Electron Devices, 41(12):2357 2362, 1994.
11721 C . Jacoboni and L. Reggiani. The Monte Carlo method for the solution of
charge transport in semiconductors with applications to covalent materials.
Reviews o] Modem Physic.'i. 55(3):645 705. 1983.
\1731 K. Kalna and A. Asenov. Xonequilibrium and ballistic transport, and
hackscat tering in decanano HE~lTs: a Monte Carlo simulation study. Math-
ematics and Computers in Simulation. 62:357 366, 2003.
11741 S. E. Laux. ~1. Y. Fischetti. and D. J. Frank. Monte Carlo analysis of semi-
conductor devices: The D:\~lOCLES program. IBM Journal of Research and
Development. 34(7):466 494, 1990.
II75J E. Sangiorgi and ~l. R. Pinto. A semi-empirical model of surface scattering
for Monte Carlo simulation of silicon n-~10SFET's. IEEE Transactions on
Electron Devices, 39(2):356 361, 1992.
\1761 ~1. V. Fischetti and S. E. Laux. Monte Carlo study of electron transport in
silicon inversion layers. Physical Review B, 48(7):2244 2274, 1993.
11771 D. K. Ferry and H. L. Grubin. Electrons in semiconductors: How big are they"?
Proceedings oj the 6th ltiiertuitiotuil Workshop on Computational Electronics,
pages 84 87, 1996.
11781 S. ~l. Goodnick andothers. Surface roughness at the Si(100)-Si02 interface.
Physical Review B, 32:8171 8186, 1985.
11791 ~l. V. Fischetti, F. Gamiz, and \V. Hausch. On the enhanced electron mobility
in strained-silicon inversion layers. Journal oj Applied Physics, 92(12):7320
7324. 2002.
Bibliography 169
11801 Y. H. Xie et al. Semiconductor surface roughness: Dependence on sign and
magnitude of bulk strain. Physical Review Letters, 73:30063011, 1994.
11811 S. Inaba et al. High performance 35um gate length C~10Swith :\0 oxyni-
tride gate dielectric and :"i salicide. IEEE Transactions on Electron Devices,
49(12):2263 2270, 2002.
